



Despite the fact that a range of limitations are beginning to appear as CMOS technology
is being raised to ever higher levels of perfection, it is anticipated that silicon will be the
dominant material of the semiconductor industry for at least the first half of the 21st century.
The forecast for microelectronics development published in 2001 by SIA (Semiconductor
Industry Association) reaches ahead to the years 2010–2016. Moreover, a comparison with
former SIA forecasts indicates that they become more aggressive (that is more optimistic)
with time.
While the development of silicon microelectronics in the past could be attributed mostly
to the reduction of the feature size (progress in lithography), today it relies more on new
material solutions, such as SOI, SON, SiGe or SiC. The combination of this trend with
continuous miniaturization provides the opportunity of improving IC functionality and speed
of operation.
Telecommunications and information technology are arguably the most powerful drivers
behind microelectronics product development nowadays. Thus plenty of new applications
are being created for fast analog and RF circuits, as well as for information processing ones.
It is clear that with the anticipated fmax = 130 GHz and fT = 65 GHz to be reached by RF
bipolar transistors in 2005, according to the 2001 issue of ITRS (it is interesting to note that
in 1999 ITRS predicted only fmax = 50 GHz and fT = 40 GHz for 2005), a lot of effort
must be put into the development of appropriate material, processing, characterization and
modeling. Such an outstanding progress, however, will not happen without increased speed
offered by new materials solutions. SiGe-base HBTs may serve as an example here – a device
with fT = 350 GHz has already been reported in the literature.
High-speed isn’t, however, everything. Portable wireless products push, for obvious rea-
sons, for low-power solutions. This trend requires new architectural solutions (e.g. channel
thinning), and in consequence, new material, such as SOI (or its possible successor SON –
silicon-on-nothing), where current driveability is considerably higher than in conventional
MOSFETs.
In this issue the Reader will find a selection of papers and lectures presented during the 6th
Symposium Diagnostics & Yield: Advanced Silicon Devices and Technologies for ULSI Era,
which took place in Museum of Earth, Warsaw, Poland on June 22–25, 2003. A number of
the papers are devoted to the most important issues concerning semiconductor technology,
performance of state-of-the-art devices and advanced materials, such as SOI, SiGe and SiGeC.
Several papers address the problems of modeling and characterization and the broad subject
of gate dielectrics is covered, too.
We hope the Readers will find these Proceedings useful and interesting.
Organization of this Symposium would not be possible without the support of Polish Commit-
tee for Scientific Research (research projects no. 4T11B03523, 8T11B07519, 8T11B07419).
The organizers acknowledge also the contribution of the Committee of Electronics and
Telecommunications of Polish Academy of Sciences, and the NEXUS Microsystems As-
sociation. Finally, we are also grateful to the National Institute of Telecommunications for
making this journal available for the publication of the Symposium papers.
Andrzej Jakubowski – General Chairman
Lidia Łukasiak – Programme Chairman
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Invited paper Silicon everywhere
Krzysztof J. Jakubowski
Abstract — The paper discusses the ubiquity of silicon and
its compounds in the geo-chemical structure of the Earth.
The dominant role of mineral oxidized compounds of silicon
as the building material of the primordial magma, metamor-
phic and sedimentary rocks is also shown. The reader’s at-
tention is also attracted to the numerous varieties of silicon
compounds valued for their intrinsic beauty. Finally, meth-
ods of silicon production for electronics purposes are briefly
addressed.
Keywords — silicon, silica, quartz, geo-chemical structure.
The ubiquity of silicon is a characteristic feature of the
geo-chemical structure of the Earth. The popular slogan:
“Earth – silicon planet” is thus fully justified. Silicon is,
beside oxygen, the most common element of the external,
solid part of the Earth also known as the earth crust or litho-
sphere. Its average content is estimated to be in the range
of 26–29 per cent by weight depending on the adopted cal-
culation method. The mineral silicate fraction is also the
dominant component of the chemical composition of me-
teorites. This indicates a privileged position of silicon in
the primordial matter of the Solar System.
Fig. 1. Composition of the lithosphere.
It should be noted that few elements only contribute
significantly to the lithosphere. Based on thousands of
analyses it is estimated that the average content of those
elements (expressed in per cent by weight – see Fig. 1) is
following.
Oxygen and silicon have, therefore, an enormous advan-
tage over the next 6 elements that constitute merely a few
per cent of the lithosphere. It is, thus, no accident that
these elements are considered to be the main rock-forming
components.
Fig. 2. Natural quartz crystals.
Silicon does not exist naturally in its pure form. It is almost
always oxidized, the most often as silicon dioxide SiO2
also known as silica (Fig. 2). Silicon is extremely oxyphilic
and its bonds to oxygen in silicate crystal lattices are
very durable in all geo-chemical conditions. [SiO2]
4-anions
are the basic component of the silicate crystal structure
(Fig. 3).
Together with aluminosilicates, silicates form the biggest
family of minerals, constituting 87 per cent (!) of the com-
ponents building the lithosphere. Rough estimates of the
average content of the rock-forming minerals in the litho-
sphere are thus unambiguous, as indicated in Table 1.
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Fig. 3. Basic structures of the silicon-oxygen anions in silicate
crystal lattices.
The real “power” of silicon may be fully appreciated only
when the information presented in Table 1 is taken into
account. It is thus clear that silicon is rightly considered
as one of the most important lithophilic elements. In other
words, mineral oxidized compounds of silicon are the dom-
inant building material of the primordial magmatic rocks,
such as the most widespread granite and basalt that form the
core of the lithosphere. Silica is also abundant in metamor-
phic rocks and is easily found in sedimentary ones. In short,
it is present in every geo-chemical environment. In oceanic
and fluvial waters significant amounts of extremely diluted
silica (fluvial waters – 25–30 g/t, oceanic waters – 6 g/t) are
present, too. Silica may reach higher concentrations with
the help of certain live organisms building silica skeletons.
Such valuable minerals as diatomaceous earth or diatomites
are created from clusters of the skeletons of certain single-
cell algae known as diatoms (diatomae). The organogenic
siliceous rocks include also radiolarites (formed of clusters
of protozoa called radiolaria) and spongiolithes (consisting
of silicispongiae). The presence of silicon in the tissues
of live organisms is a separate issue. Silicon is especially
abundant in certain plants where unusual combinations of
silicon and organic compounds are observed.
Table 1











Pyroxenes Ca, (Mg,Fe)2[Si2O6] 12.0
Mica K(Mg,Fe,Mn)3 3.5
[(OH)2AlSi3O10]
Olivines (chrysolites) (Mg,Fe)2[SiO4] 2.6
Amphiboles Ca2(Mg,Fe)5 1.7
[(OH)Si4O11]2
Silty minerals Al4[OH8/Si4O10] 1.0
(example)
Compounds of oxidized silicon are the basis of extremely
numerous mineral forms with very different structural, mor-
phologic, physical and chemical properties. Minerals be-
longing to the group of silicates and aluminosilicates are the
most common rock-forming minerals that are also valued
in practical applications that include all areas of material
culture and technology. The very beginnings of the use of
silica go back to the Paleolithic Age, where the ability to
fabricate flint tools was the measure of the technological
progress. Nowadays synthetic single crystals of quartz and
silicon wafers are simply indispensable for the sophisticated
technology of the materials required by modern microelec-
tronics and optoelectronics.
One of the most efficient ways to obtain pure silicon is to
use minerals belonging to the class of spatial silicates, espe-
cially SiO2, which forms in itself a separate group of min-
erals. Numerous polymorphic varieties include tridymite,
cristobalite and the most common quartz taking a high-
temperature form (hexagonal α-quartz stable in the range of
573–850◦C) and a low-temperature one (trigonal β -quartz
stable at temperatures below 573◦C) (Fig. 4).
Let us also mention numerous varieties valued for their
color, that is transparent and colorless rock crystal, dark-
brown smoky quartz, black morion, violet amethyst, yellow
citrin and rose quartz. Many colorful varieties of quartz
take their colors from the inclusions of other minerals,
e.g. asbestos (cat’s eye), krokidolit (tiger’s eye), actino-
lite (prase), green micas (aventurine quartz) or rutile spine
(rutilated quartz – hair of Venus). Cryptocrystalline vari-
eties of quartz belonging to the chalcedon group take many
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Fig. 4. Fundamental structures of polymorphic SiO2 varieties:
(a),(b) quartz β ; (c) quartz α; (d) trydymite α; (e) cristobalite α;
(f) cristobalite β .
different forms, such as multicolored and layered agate
(Fig. 5) and onyx, jasper with diversified colors, green
chryzopras, red carnelian and sardonyx, and finally com-
mon flint. In the world of minerals amorphous varieties
of pure silica are found, too, mostly in the form of opals,
and significantly less often as a silica glass formed as a re-
sult of melting of quartz sand during atmospheric discharge
(the so-called fulgurite). Finally, let us mention very spe-
cific mineral forms of silica clusters – geyserites, deposited
around certain hot, volcanic sources and geysers.
Fabrication of high-purity silicon (above 99.997 per cent
of Si) for electronics requires, of course, the use of complex
and time-consuming technologies of extensive processing
of raw materials, that is production of second generation
minerals. Regardless of the intricacy of the processing or
synthesis, natural minerals are always the basis. Vein de-
posits of quartz, quartzite or quartz sands are the fundamen-
tal and most often used source of metallic silicon. It should
be noted that the content of silica in the sands and quartz
sandstone may sometimes reach a peak value of 99 per
cent due to the processes of erosion, water transport and
sedimentation.
Technologically pure, metallic silicon is usually obtained
by means of electro-thermal reduction of molten quartz or
quartzite with carbon. It is used as a component of alloys
and is also the basis for the production of silicon carbide
(SiC), silicides and silicones. Silicon with semiconductor
properties, as well as single crystals of silicon (doped or
not), are obtained from polycrystalline silicon.
Fig. 5. Agate.
World resources of raw materials needed for the production
of metallic silicon (quartz, quartzite, quartzite sands and
sandstone) are enormous and practically unlimited. The
only problem is high consumption of energy during the
fabrication of pure silicon, which is important from the
economic point of view.
Krzysztof J. Jakubowski was
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Invited paper Silicon microelectronics:
where we have come from
and where we are heading
Lidia Łukasiak, Andrzej Jakubowski, and Zbigniew Pióro
Abstract — The paper briefly presents the history of mi-
croelectronics and the limitations of its further progress, as
well as possible solutions. The discussion includes the conse-
quences of the reduction of gate-stack capacitance and diffi-
culties associated with supply-voltage scaling, minimization of
parasitic resistance, increased channel doping and small size.
Novel device architectures (e.g. SON, double-gate transistor)
and the advantages of silicon-germanium are considered, too.
Keywords — MOSFET, scaling, SiGe, SOI.
1. Introduction
The silicon semiconductor industry has been a strategic part
of the worldwide economy for quite some time. In the past
25 years integration, expressed as the number of transis-
tors in an LSI (VLSI, ULSI) chip, increased approximately
by a factor of 104 and the computational capability of an
LSI chip, understood as the MIPS value of a micropro-
cessor, increased by a factor of about 103. This process
has had a significant impact on system performance (speed
of operation and power consumption) and manufacturing
costs. On the other hand, it opened new markets, where
performance is of crucial importance (portable equipment,
automotive industry, communications, etc.). It is being an-
ticipated that the continuous progress in microelectronics
will bring about wide-ranging social and cultural changes
in the future.
The paper presents briefly the history of microelectronics
development and then proceeds to discuss its limitations
and possible solutions.
2. History
It can be reasonably argued that solid-state electronics be-
gan in 1945, when Bell labs established a group, lead
by William Shockley, whose task was to develop a semi-
conductor equivalent of a vacuum tube. In 1947 John
Bardeen and Walter Brattain created an amplifying circuit
based on a “transfer resistance” device with point contacts.
The name of the device evolved finally into a transistor.
A year later William Shockley presented a revolutionary
concept of a junction transistor, which had several advan-
tages over its point-contact predecessor. In 1952 a junc-
tion field-effect transistor appeared. In 1958 Jack Kilby
from Texas Instruments built a simple oscillator circuit
with five integrated components. In 1959 Robert Noyce of
Fairchild created a crude predecessor of today’s integrated
circuits using planar technology for the first time. Then,
in 1960 MOSFET [1] reached a practical stage, 30 years
after its concept was first presented [2]. This set the stage
for the rapid development of microelectronics in the years
to come.
Another important achievement was Claude Shannon’s the-
ory of communication [3]. The theory included the most
fundamental issues concerning sending and processing in-
formation, that is the essence of telecommunications [4].
Among many other important aspects of the theory, Shan-
non defined a practical measure of information, that is a bit
(binary digit). This concept was closely related to using
the binary system for coding the information. Shannon’s
work included also the improvement of the reliability of
communication by means of a certain redundancy of the
information being sent over a channel.
Solid-state electronics and Shannon’s theory enabled the
progress in the area of data processing and communication.
Before the birth of a microprocessor the functions that an
integrated circuit could perform had to be implemented in
the hardware, that is silicon. A microprocessor, on the
other hand, could take and execute instructions that defined
the function it was performing in a given application. This
approach efficiently cut costs and increased enormously the
versatility of the chip. The first microprocessor, 4004, was
released in 1971, by Intel. The chip counted 2300 tran-
sistors and the die size was approximately 13.5 mm2. Mi-
croprocessor 4004 was capable of performing 60000 oper-
ations in one second. Its main disadvantage was the width
of its data bus – only 4 bits, which was not enough to
even code the alphabet. Thus in 1972 the 8-bit version,
8008, was introduced. The chip contained about 3500 tran-
sistors. Apart from a wider data bus it could also address
much more memory and had a 3–4 times higher process-
ing power. This trend continued ever since. The subsequent
microprocessors contained ever more transistors, could ad-
dress more and more memory locations, their data buses
were wider and they were getting faster and faster. The
tendency of increasing the functionality of microproces-
sors is illustrated in Fig. 1, where the number of transistors
in subsequent Intel processors is given.
The curve presented in Fig. 1 is a reflection of Moore’s
law [5]. Originally, Moore noticed that the number of com-
ponents in an IC corresponding to the minimum cost per
component was doubling every year.
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Fig. 1. Number of transistors in subsequent Intel processors
(data after www.intel.com).
Later, the law had been reformulated to state that the tran-
sistor count on an IC chip doubles every 18 months. This
tendency results not only from miniaturization, but also
from the increase of the chip area and from improvements
in the architecture, as illustrated in Fig. 2.
Fig. 2. Moore’s law. Explanations: 1 – chip-area increase;
2 – line-width reduction; 3 – improvement of circuits and indi-
vidual devices.
Moore’s law has nothing to do with physics. Its persistence
is rather caused by the fact that increased functionality of
chips enabled by elevated transistor count causes new appli-
cations to appear. These applications, in turn, push for fur-
ther progress in microelectronics. Thus a positive feedback
has been created that made Moore’s law a self-fulfilling
prediction.
It has been argued in [6] that a shift is taking place from
the world where assets were of value to the world where the
value is in owning the information about assets. The boom
in applications mentioned above is both the reason and the
result of this shift. Moore’s law is not the only one to
govern the development of information technology. Robert
Metcalfe, the inventor of Ethernet, predicted that the value
of a network is proportional to the square of the number of
nodes. This is known as Metcalfe’s law [7] (Fig. 3).
Fig. 3. Illustration of Metcalfe’s law.
Another prediction, known as Gilder’s law or bandwidth
law, says that bandwidth grows at least three times faster
than computer power [7] (Fig. 4).
Fig. 4. Illustration of Gilder’s law.
These three laws work in synergy to accelerate the devel-
opment of information technology. As it was mentioned
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earlier, a certain positive feedback exists between the needs
created by information technology and the means to sat-
isfy those needs, provided by microelectronics. The big
question is whether the progress can be maintained forever.
3. Limits to miniaturization and possible
solutions
The progress of silicon microelectronics, so far, has been
driven mostly by miniaturization. The most obvious result
of this process is the reduction of the dimensions of indi-
vidual semiconductor devices, which, together with the im-
provement in the fabrication process, allows ever more de-
vices to be crammed into one chip. The feature size F can
be expressed as a function of time by the following formula:
F ≈∼ (7−8)exp
[
−0.13 · (Year −1971)
]
[µm] . (1)
This trend is illustrated in Fig. 5 (after [8, 9]).
Fig. 5. Changes of feature size with time (the names and dates
correspond to Nobel prizes crucial for the development of micro-
electronics).
The reduction of feature size, of course, increases chip
functionality leading finally to a system on a chip. Re-
duced dimensions have yet another advantage of increased
speed of operation. This is due to the shortening of the
physical path the carriers have to pass and also to the re-
duction of the capacitances. The question is, however, how
long this trend can be continued.
The main requirements for a healthy MOSFET are: high
ION/IOFF ratio, short-channel effects kept at a reasonable
level and finite subthreshold slope. The ways to achieve
this goal and the associated dangers are discussed below.
3.1. Reduction of gate-stack capacitance
The value of ION can be boosted by increasing the gate-
stack capacitance. This is achieved mainly by the reduction
of the gate-oxide thickness, but also by means of decreasing
the gate-electrode capacitance.
Reduction of gate-oxide thickness. This step has another
advantage of minimizing short-channel effects as well. The
gate-oxide thickness (expressed in nanometers) has changed
over the years according to the following formula (illus-
trated in Fig. 6):
tSiO2 = 120 · exp
[
−0.12 · (Year −1970)
]
. (2)
Fig. 6. Gate-oxide (SiO2) thickness over the years. Thickness
of hypothetical dielectric materials with the dielectric constant
R times higher than that of SiO2 is shown for comparison.
From the device point of view, the biggest concern asso-
ciated with thin gate-oxides is the growing leakage cur-
rent. Every 0.2-nm reduction between 2 and 1 nm implies
a 10-fold increase of the tunneling current [10].
It has been demonstrated that even MOSFETs with the
gate-oxide thickness as thin as 1.5 nm [10, 11], and even
below 1 nm, can operate appropriately, on condition the
channel is short. It seems, however, that increasing power
consumption remains a problem, especially in terms of the
entire chip rather than in terms of a single transistor. On
the other hand, it is being argued [12] that with static
power management the strongest limitation to the reduc-
tion of gate-oxide thickness will come from reliability, not
from power-consumption concerns. While the mechanisms
of thin-oxide breakdown are not understood well [13–16],
it is clear that the electrical strength of a dielectric is ag-
gravated by the roughness of the interface, especially in the
case of thin layers, where a local thinning may be really
dangerous. Finally, thin gate-oxides encourage the diffu-
sion of the gate-electrode dopant into the substrate. All the
above constraints indicate that there is a certain minimum
gate-oxide thickness past which we cannot go.
To be sure, the operation of the final device is not the
only source of the limitations of the gate-oxide thickness
reduction. The formation of very thin gate-oxide layers is
rather difficult [17] mainly due to extremely high reactivity
of silicon surface, which cannot be maintained in the state
of chemical purity for a sufficiently long time. Sufficiently
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long time is understood here as that needed for loading the
silicon wafers into the boat and then loading the boat into
the furnace processing zone.
The other problem to be solved in the area of ultra-thin
oxide formation is oxidation process controllability. In
the standard, batch-type furnaces oxide growth at normally
used temperatures is too fast for ultra-thin layers. As a re-
sult a compromise has to be reached between process con-
trol (and reproducibility) and oxide quality.
The answer to the problems with ultrathin SiO2 might be
the use of high-k dielectrics. Their obvious advantage is
that, when compared to SiO2, they allow for the same ca-
pacitance at much higher thickness. If the rate of gate-
-dielectric thinning were to be maintained, then the thick-
ness of a hypothetical material with the dielectric constant
R times higher than that of SiO2 could be expressed with
the following formula (in nanometers):
tdiel = 1.6 ·R · exp
[
−0.12 · (Year −2006)
]
. (3)
Curves corresponding to the thickness of dielectric materi-
als with R = 5,10,50 are shown in Fig. 6. Unfortunately,
high-k dielectrics have to fulfill a number of requirements
in order to be useful. These are [e.g. 18]: high thermal
stability, perfect stoichiometry (to minimize the number
of defects) low concentration of interface states and sta-
bility of the interface during thermal treatments and ex-
ternal radiation, resistance to dopant diffusion, sufficiently
wide bandgap, sufficient barrier height for both electrons
and holes. A number of high-k dielectric have been tested
[e.g. 19], but it is not clear which is going to replace SiO2
as the dominant gate-oxide material.
Reduction of gate capacitance. The other component
of gate capacitance is the gate electrode made of doped
polysilicon, which has the advantage of allowing for the
work function adjustment by means of doping. Increased
doping concentrations are also used to reduce its resistance
and minimize the depletion effects. The gate capacitance
degradation due to the depletion of polysilicon accounts
for 0.4–0.5 nm of the equivalent oxide thickness of the total
gate capacitance at inversion according to [20]. This disad-
vantage could be removed if polysilicon were replaced with
metal. The difficulty here is, however, that the workfunc-
tion of a given metal is fixed. If a metal with midgap work-
function is used for both NMOS and PMOS, the threshold
voltage will be increased by about half the bandgap [8].
To prevent this, two different metals would have to be
used, with appropriate workfunctions. This would, how-
ever, complicate the fabrication process and increase costs.
To make things even more ambiguous, it is being argued
in [12] that poly-depletion alone, while undesirable, is not
harmful enough to be the reason for replacing poly-gates
with metallic ones. On the other hand, [12] proposes that
poly-SiGe gate with low Ge moll fraction be used instead
of poly-Si, because it allows for up to 2× reduction in
poly-depletion.
3.2. Supply voltage
Another possibility of increasing the ION/IOFF ratio is to
increase the ratio of the supply voltage to the threshold
voltage (VDD/VT H ). Unfortunately, the VDD/VT H ratio is
decreasing with time. It used to be around 10 for older
technologies but drops to merely 4 for 0.18 µm and to less
than 2 for 0.07 µm low-performance CMOS [12]. This is
mostly due to the fact that oxide reliability requires appro-
priate reduction of the supply voltage. On the other hand,
the reduction of threshold voltage is not easy because the
built-in voltages inherent in the semiconductor structures
are not well scalable. It is being predicted that the de-
crease of VT H below approximately 0.25 V would result
in a considerable increase of the subthreshold current [19].
Moreover, it has been demonstrated that scaling according
to ITRS will lead to insufficient ION for CMOS generations
of 70 nm and below [12]. Thus it is being anticipated that
VDD scaling will be slower than previously expected.
3.3. Minimizing the resistance
Still another way to increase ION is to minimize the par-
asitic series resistance, coming mainly from source and
drain. The structure of a source/drain is schematically
shown in Fig. 7, together with the main components of
the resistance.
Fig. 7. Typical source/drain structure with main resistance com-
ponents.
The reduction of junction depth is one of the more ef-
fective ways of controlling short-channel effects [19, 21].
This, however, increases the series resistance of a MOS-
FET, which can only be minimized by means of increased
doping, obviously limited by maximum solid solubility.
Moreover, high dopant concentrations required to minimize
the resistance increase the dopant diffusivity, thus increas-
ing the difficulties in the formation of shallow junctions re-
sulting from thermally enhanced diffusion associated with
post-implantation annealing [8]. Metastable dopant con-
centrations, exceeding the maximum solid solubility, could
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solve the problem on condition that device processing is
modified so as to minimize thermal cycles capable of
dopant deactivation or that methods are found to suppress
the formation of point defects facilitating deactivation [8].
A more radical solution would be to propose a different
device structure.
The source and drain contacts are another source of un-
wanted resistance. The silicidation process, one that is
used the most often to form these contacts, consumes the
most highly doped portion of silicon thus further aggravat-
ing the resistance problem. This is because the resistivity
of an ohmic connection between a silicide and silicon de-
pends strongly on the doping level at the semiconductor
surface. These difficulties could be potentially solved if
the silicide was formed before dopant implantation or if
low-temperature epitaxy could be used for silicide forma-
tion (e.g. in the case of CoSi2 or NiSi2) [8].
3.4. Increased channel doping
A sufficient ION/IOFF ratio requires the OFF current to be
kept at reasonable level. The control of its value can be
performed by means of increased channel doping [e.g. 12].
When pushed too far, however, this may cause the source-
substrate and drain-substrate junctions to act as tunneling
diodes [19], with obvious consequences for device opera-
tion, not to mention mobility degradation.
3.5. Consequences of small size
The most commonly used transport models correspond to
the situation where the dimensions of the devices are far
greater than the mean free path. If these conditions are
not fulfilled, other types of transport, usually referred to as
ballistic, have to be considered [22].
On the other hand, continuous miniaturization decreases
the number of atoms that an individual device consists
of. The number of dopant atoms is of particular impor-
tance here, because these atoms are distributed rather ran-
domly. Thus unintended doping non-uniformity may be-
come a problem both in terms of a single device and in
terms of unwanted differences between devices in the same
integrated circuit [22].
3.6. Changing the device architecture
In view of the difficulties that seem to impede further scal-
ing of conventional CMOS, novel device architectures have
been proposed. Some of them are discussed below.
Silicon-on-insulator (SOI). A schematic cross-section of
an SOI CMOS inverter is shown in Fig. 8.
The difference between conventional bulk MOSFETs and
their SOI counterparts lies in the fact that the active region
of a SOI MOSFET is a thin, monocrystalline silicon film
separated from the rest of the substrate by a layer of buried
SiO2 or BOX. Such a design has a number of advantages.
First of all due to a limited thickness of the active region
the area of the source and drain junctions is much smaller,
which means that the capacitance is considerably lower,
therefore speed is higher. Smaller junction areas mean also
that the leakage currents are lower.
Fig. 8. A cross-section of a SOI CMOS inverter.
The SOI technology facilitates the isolation of individual
devices from the rest of the circuit and thus has a consid-
erable potential for high packaging density [23]. Another
advantage is that the current driveability increases with de-
creasing active film, which is illustrated in Fig. 9.
Fig. 9. Output characteristics of SOI and bulk MOSFETs [24].
While the parameters of SOI MOSFETs simulated in
Fig. 8 correspond to the very beginning of SOI history,
the advantages resulting from thin active region are clearly
visible.
Due to the reduction of the vertical dimensions fully-
depleted (FD) SOI was shown to suppress short channel
effects [23]. It has been demonstrated, however, in [24]
that in short-channel (L < 0.1 µm) FD SOI MOSFETs an
electrostatic coupling between source and drain taking place
via the channel and the BOX relaxes considerably the con-
trol over short-channel effects (especially the subthreshold
slope).
Reducing the thickness of BOX down to 10 nm together
with the reduction of the channel thickness to a similar
value results in the suppression of this coupling, even for
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devices with very short channels [25]. It is, however, diffi-
cult to fabricate such thin silicon and BOX layers by means
of SIMOX or wafer bonding. Thus a new technology has
been proposed, called silicon-on-nothing (SON). SON is
aimed at fabrication of localized SOI areas under the gates
of transistors within the bulk CMOS flow [26]. A schemat-
ical cross section of a SON transistor is shown in Fig. 10.
Fig. 10. A schematic cross-section of a SON MOSFET (af-
ter [25]).
This process makes it possible to form very thin layers
of silicon channel and BOX (with the thickness controlled
by epitaxy). Another advantage of this solution is that the
buried dielectric does not reach the highly doped regions of
source and drain. Therefore, the depth of the extensions is
controlled by the channel thickness (which helps suppress
short-channel effects), while the highly doped regions can
be sufficiently deep to reduce the series resistance [25].
Double-gate MOSFET. The advantages of the double-gate
transistor lie in the fact that short-channel effects are con-
trolled by device geometry instead of doping as is the case
Fig. 11. A schematic view of a double-gate transistor.
with bulk devices. A schematic view of the double-gate
transistor is shown in Fig. 11.
The junction depth is controlled by the channel thickness.
As a result, the control of short-channel effects is tighter in
a DG MOSFET allowing aggressive reduction of the chan-
nel length. Thanks to the reduction of the channel doping
the carrier transport is improved and the tunneling current
flowing between drain and body is suppressed [20]. It is
being estimated that the DG MOSFET can be scaled up
to 50% further than the bulk MOSFET for some applica-
tions [27].
3.7. Silicon-germanium – increasing speed
Silicon and germanium both have the structure of a dia-
mond. Their lattice constants are similar, there is, however,
a certain lattice misfit between the two, which amounts
to 4.17% at room temperature. This imposes certain con-
straints on the growth of SiGe layers. An important feature
of SiGe is the fact that the width of its bandgap depends
on the amount of germanium added (the bandgap is re-
duced about 7.5 mV per percent Ge). Grading Ge contents
from 0 to 15% over a distance of 50–60 nm one obtains
built-in electric fields of 15–20 kV/cm. Such electric fields
may easily accelerate charge carriers to the saturation ve-
locity.
This makes silicon-germanium an ideal material for the
base of a bipolar transistor. The fact that the SiGe
bandgap is lower than that of Si is very favourable in
the case of Si emitter and SiGe base, because it en-
hances the injection process. Therefore the current gain of
a silicon-SiGe heterojunction bipolar transistor (HBT) may
be 100–1000 times higher than that of silicon BJTs (Hi-
tachi reached hFE max = 29000). This is the case with the
so-called “real” HBTs, where the germanium contents are
high and constant throughout the base. Since such a high
gain is not needed in practice, part of it may be sacrificed
in order to allow the doping concentration in the base to
be higher. This has a beneficial effect of lowering base
resistance meaning higher maximum frequency of oscilla-
tions. This trade-off was impossible in conventional BJTs.
Moreover, since the doping concentration of the Si base
was low, the base itself could not be too thin, because of
punch-through. In contrast, the thickness of a SiGe base
could be scaled down, which was beneficial for the cut-off
frequency. Moreover, if the germanium content is graded
throughout the base from a low value at the emitter side
to a high one at the collector side the transport of carriers
through the base is additionally assisted by a built-in elec-
tric field, which considerably reduces transit time, leading
to higher cut-off frequencies. One of the highest fT re-
ported so far is 350 GHz (with fmax of 170 GHz) and in
an optimized design fmax of 285 GHz and fT of 270 GHz
were achieved [28]. It should be noted that in conventional
BJT technology the cut-off frequency was growing at a rate
of barely 4% per year. The introduction of SiGe boosted
that growth to no less than 30% per year. The achieved
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maximum frequencies are comparable to those obtained in
HBTs based on AIIIBV compounds and fabrication costs
are significantly lower. It is being expected that SiGe will
also increase the speed of operation of MOSFETs.
4. Summary
Despite increasing difficulties, the silicon technology is
steadily progressing towards better functionality and higher
speed of operation. Even if conventional technology
reaches its limits, there will still be some room to ma-
neuver in the form of e.g. new device architecture, espe-
cially in view of the fact that a normally operating ultra-thin
channel PMOSFET with gate length of 6 nm has already
been reported [29]. It should be remembered, however, that
miniaturization, apart from simple reduction of size, brings
about also significant qualitative changes. Some of those
are illustrated in Table 1. The reduction of the number of
dopants in the active region poses obvious problems for
those involved in device fabrication. Those involved in de-
vice modeling will have to find a way to describe the op-
eration of such devices. Finally, the incredible speed they
offer will surely have huge impact on the design of inte-
grated circuits, since the delay problem will increasingly
shift from devices to interconnects.
Table 1
MOSFET evolution
Parameter Past Present Future
Channel length 1 µm 0.1 µm 0.01 µm
Number of dopant atoms ∼ 106 ∼ 106 e.g. 3
in the active region
Number of electrons ∼ 107 ∼ 104 e.g. 30
participating in the
switching process
Cut-off frequency 1 GHz 100 GHz > 1 THz
On the other hand, it may be argued that microelectronics
is slowly reaching the stage where the value moves from the
technology itself to its application. In such circumstances,
it is rather difficult to predict the future, and maybe the
best approach towards it is that of Albert Einstein, who
once said: “I never worry about the future. It comes soon
enough”.
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Invited paper Critical modeling issues of SiGe
semiconductor devices
Vassil Palankovski and Siegfried Selberherr
Abstract — We present the state-of-the-art in simulation of
silicon-germanium (SiGe) semiconductor devices. The work
includes a detailed comparison of device simulators and cur-
rent transport models. Among the critical modeling issues
addressed in the paper, special attention is focused on the
description of the anisotropic majority/minority electron mo-
bility in strained SiGe grown on Si. We use a direct ap-
proach to obtain scattering parameters (S-parameters) and
other derived figures of merit of SiGe heterojunction bipo-
lar transistors (HBTs) by means of small-signal AC-analysis.
Results from two-dimensional hydrodynamic simulations of
SiGe HBTs are presented in good agreement with measured
data. The examples are chosen to demonstrate technologically
important issues which can be addressed and solved by device
simulation.
Keywords — SiGe HBT, numerical simulation, modeling,
bandgap, mobility, small-signal simulation, S-parameters.
1. Introduction
SiGe HBTs progressively replace III-V devices for their
typical applications, such as low noise amplifiers and fre-
quency dividers up to 99 GHz [1], and are considered es-
sential for 40 Gbit/s optical communication systems. Tran-
sit frequencies, fT , of 350 GHz [2], maximum oscillation
frequencies, fmax, of 285 GHz, and ring oscillator delays
of 4.2 ps [3] have been reported. Figure 1 shows the rapid
Fig. 1. Current gain cutoff frequency fT of SiGe HBTs over
time.
progress of peak- fT of SiGe HBTs over the last couple
of years. The devices are fully compatible with the ex-
isting state-of-the-art 0.13 µm CMOS technology [3, 4].
Digital application-specific integrated circuits (ASICs) are
combined with SiGe HBT circuits in the so-called SiGe
BiCMOS technology and are in volume production.
With the shrinking of device dimensions and replacement
of hybrid mounted transistors by MMICs, rigorous physi-
cal device simulation and circuit simulation with distributed
devices has to be carried out by simulation tools which ac-
count for physical effects on a microscopic level. Optimiza-
tion of geometry, doping, materials, and material compo-
sition is targeting high power, high breakdown, high speed
(high fT , fmax), low leakage (low power consumption), low
noise, etc. This is a challenging task that requires signifi-
cant efforts in device modeling.
Section 2 gives a review of state-of-the-art device simu-
lators and discusses the choice of current transport mod-
els to be used. In Section 3 critical modeling issues are
addressed, such as bandgap narrowing, anisotropic elec-
tron minority mobility in strained SiGe, carrier transport
through heterointerfaces, carrier generation/recombination,
and lattice self-heating.
Section 4 presents numerical simulation results compared
to the experimental data for SiGe HBTs. The examples
are chosen to demonstrate technologically important issues
which can be addressed and solved by device simulation.
In particular, examples were chosen, where physical effects
are of importance for both the DC-, and the AC- device
behavior, e.g. forward characteristics of SiGe HBTs with
different Ge contents considering band gap narrowing and
anisotropic mobility effects, output characteristics includ-
ing self-heating and impact-ionization generation effects,
and fT vs. IC plots accounting for hot-carrier effects and
anisotropic transport. All obtained results are in good agree-
ment with the measured data.
2. Device simulators
The continuously increasing computational power of com-
puter systems allows the use of technology computer aided
design (TCAD) tools on a very large scale. Several com-
mercial device simulators, e.g. [5–10], company-developed
simulators, e.g. [11, 12], and university developed simula-
tors, e.g. [13–19], claim the capability to handle SiGe de-
vices. These simulators differ considerably in dimensional-
ity (one-, /quasi-/two-, or /quasi-/three-dimensional), in the
choice of carrier transport model (drift-diffusion, energy-
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Table 1
Comparison of device simulators
Simulator Dimension Model Features
NEMO 1D Schro¨dinger-Poisson solver
BIPOLE3 Quasi-2D DD Polysilicon
ATLAS 2D DD, ET TE heterojunction model
APSYS 2D HD Optical, interfaces
Jungemann 2D DD, HD, MC Rigorous transport modeling
PISCES 2D DD, ET Polysilicon, harmonic balance
MEDICI 2D DD, HD Anisotropic properties
FIELDAY 2D, 3D DD Electrothermal
Minimos-NT 2D, 3D DD, HD (See Section 3)
DESSIS 2D, 3D DD, HD Trap modeling, TFE model
DD – drift-diffusion, ET – energy-transport, HD – hydrodynamic
transport, or Monte Carlo statistical solution of the Boltz-
mann equation), and in the capability of including elec-
trothermal effects. The drift-diffusion transport model [20]
is by now the most popular model used for device simu-
lation. With down-scaling feature sizes, non-local effects
become more pronounced and must be accounted for by
applying an energy-transport or hydrodynamic transport
model [21]. During the last two decades Monte Carlo
methods for solving the Boltzmann transport equation have
been developed [22, 23] and applied for device simula-
tion [24–26]. However, reduction of the demand on com-
putational resources is still an issue and, therefore, Monte
Carlo device simulation is still not feasible for industrial
application on a daily basis. A way to preserve the accu-
racy at lower computational cost is to calibrate lower order
transport models to Monte Carlo simulation data.
In addition, quantum mechanical effects are often neglected
or accounted for only by simple models for quantum cor-
rections [27, 28], as solving the Schro¨dinger or the Wigner
equation is extremely expensive in terms of computational
resources.
The limited feedback from technological state-of-the-art
process development to simulator development is a com-
mon drawback. The quality of the physical models can
be questioned as the model parameters for SiGe are often
simply inherited from parameters for silicon. Critical issues
concerning simulation of heterostructures are frequently not
considered, such as interface modeling at heterojunctions
and at silicon/polysilicon interfaces. Hydrodynamic and
high field effects, such as carrier energy relaxation, impact
ionization, and self-heating effects, are often ignored.
The two-dimensional device simulator PISCES [13], devel-
oped at Stanford University, incorporates modeling capa-
bilities for SiGe based devices, e.g. for silicon/polysilicon
interfaces. One of its versions, PISCES-HB, includes har-
monic balance for large signal simulation.
The device simulator MEDICI from Synopsis [10], which
is also based on PISCES, offers simulation features for
SiGe/Si HBTs. Advantages of this simulator are hydro-
dynamic simulation capabilities and a rigorous approach to
generation/recombination processes. In addition, it includes
a module treating anisotropic material properties. This sim-
ulator has some weakness in the capability of mixed-mode
device/circuit simulation.
At the quantum level, among others, a one-dimensional
Schro¨dinger-Poisson solver NEMO [12], based on non-
equilibrium Green’s functions, is offered for sub-0.1 µm
SiGe structures.
The two- and three-dimensional device simulator DESSIS
from ISE [8] has demonstrated a rigorous approach to semi-
conductor physics modeling. Various critical issues, such
as extensive trap modeling, are solved.
Quasi-two-dimensional approaches using a simplified one-
dimensional current equation are demonstrated, among oth-
ers, by BIPOLE3 from BIPSIM [7] which additionally fea-
tures good models for polysilicon.
The two-dimensional Fast Blaze from Silvaco [6] has capa-
bilities of simulating heterostructure devices. Simulations
of SiGe HBTs were announced, based on a simulator origi-
nally developed at the University of Ilmenau, PROSA [18].
However, in the latter no material interfaces are considered.
Several good optimization results for SiGe HBTs were
achieved with another university developed simulator,
SCORPIO [29].
Table 1 summarizes features of SiGe device simulators dis-
cussed in this paper.
3. Critical issues of modeling SiGe
devices
This section discusses critical modeling issues for SiGe
semiconductor devices. We have addressed these issues in
our three-dimensional device simulator Minimos-NT [19],
which can deal with different complex structures and ma-
terials, such as SiGe and various III-V binary and ternary
compounds, with arbitrary material composition profiles in
a wide temperature range.
The models are based on experimental or Monte Carlo sim-
ulation data and employ analytical functional forms which
cover the whole material composition range. The model pa-
rameters are checked against several independent technolo-
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gies to obtain a concise set used for all simulations. Re-
viewing simulation of HBTs and submicron heterojunction
field-effect transistors with gate-lengths down to 100 nm,
solutions of energy transport equations are necessary to
account for non-local effects, such as velocity overshoot.
A model for carrier temperature dependent energy relax-
ation times [30] has been developed as well as a model for
lattice temperature dependent saturation velocities [31].
Heterointerface modeling is a key issue for devices which
include abrupt junctions. Thermionic emission and field
emission effects critically determine the current transport
parallel and perpendicular to the heterointerfaces.
All important physical effects, such as bandgap narrow-
ing, anisotropic electron minority mobility in strained SiGe,
Shockley-Read-Hall recombination, surface and Auger re-
combination, and impact ionization are taken into account.
III-V materials and SiGe are known to have a reduced heat
conductivity in comparison to silicon [32]. Self-heating
effects are accounted for by solving the lattice heat flow
equation self-consistently with the energy transport equa-
tions. Examples are given in Section 4 for SiGe HBTs.
Advanced device simulation allows a precise physics-based
extraction of small-signal parameters [33, 34]. Mea-
sured bias dependent S-parameters serve as a valuable
source of information when compared at different bias
points to simulated S-parameters from a device simulator,
such as Minimos-NT. This procedure reflects the full RF-
information contained in the S-parameters and allows pro-
cess control beyond the comparison of DC-quantities.
3.1. Bandgap and bandgap narrowing
Modeling of strained SiGe is not a trivial task, since atten-
tion has to be focused on the stress-dependent change of
the bandgap due to Ge content [35].
The temperature-dependent bandgaps of the constituents,
ESig and EGeg , are calculated by the commonly used model
of Varshni [36]
Eg = Eg,0 −
α ·T 2L
β +TL , (1)
where Eg,0 is the bandgap at TL = 0 K. The parameter
values are summarized in Table 2. The dependence on the
material composition x is then introduced by
ESiGeg = E
Si
g · (1− x)+E
Ge
g · x+Cg · (1− x) · x (2)
with a bowing parameter Cg = −0.4 eV. This one-valley
bandgap fit can be applied to the case of the technologi-
cally important strained Si1−xGex grown on Si (see Fig. 2).
Table 2
Parameter values for modeling the bandgap energy
Material Eg,0 [eV] α [eV/K] β [K]
Si 1.1695 4.73 ·10−4 636
Ge 0.7437 4.774 ·10−4 235
Depending on the strain the bandgap can become smaller
than the one of pure Ge [37] in certain cases. In the un-
strained case, however, an X-to-L gap transition is observed
at about x = 0.85, which has to be accounted by the model
as well.
Fig. 2. Material composition dependence of the L and X-bandgaps
in Si1−xGex at 300 K.
The stress-dependent change of the bandgap is an effect
which must be separated from dopant-dependent bandgap
narrowing (BGN) which for itself depends on the semicon-
ductor material composition, the doping concentration, and
the lattice temperature [38].
Fig. 3. Doping-dependent bandgap narrowing versus Ge content
in p-SiGe compared to experimental data.
In Fig. 3 BGN versus material composition in boron-doped
Si1−xGex is compared to another model [39]. The decrease
of the BGN with increase of the Ge fraction was already
experimentally observed [40, 41]. Our theoretical approach
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explains this effect by the decreased density of states in the
valence band and an increase of the relative permittivity in
the strained SiGe alloy.
3.2. Carrier mobility
As the minority carrier mobility is of considerable im-
portance for bipolar transistors, an analytical low field
mobility model which distinguishes between majority and
minority electron mobilities has been developed [38] using
Monte Carlo simulation data for electrons in Si. A similar
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Figure 4 demonstrates a good match between the analytical
model, our Monte Carlo simulation data, and measurements
from [42–45] at 300 K for Si.
Fig. 4. Majority and minority electron mobility in Si at 300 K:
comparison between Monte Carlo simulation data and experimen-
tal data.
Monte Carlo simulation which accounts for alloy scattering
and the splitting of the anisotropic conduction band valleys
due to strain [46] in combination with an accurate ionized
impurity scattering model [47] allowed us to obtain results
for SiGe for the complete range of donor and acceptor con-
centrations and Ge contents x. We use the same functional
form to fit the doping dependence of the in-plane mobility
component for x = 0 and x = 1 (Si and strained Ge on Si).







(1− x) · x
Cµ
(6)
Cµ is a bowing parameter which equals 140 cm2/Vs and
110 cm2/Vs for doping levels below and above Cmid , re-
spectively. Figure 5 shows the in-plane minority electron
mobility in Si1−xGex as a function of x at 300 K for differ-
ent acceptor doping concentrations. The model parameters
used for SiGe at 300 K are summarized in Table 3.
Table 3
Parameter values for the majority/minority
electron mobility at 300 K
Parameter Si Ge(on Si) Unit
µLn 1430 560 cm2/Vs
µmajmid 44 80 cm2/Vs
µmajhi 58 59 cm2/Vs
µminmid 141 124 cm2/Vs
µminhi 218 158 cm2/Vs
α 0.65 0.65
β 2.0 2.0
Cmid 1.12 ·1017 4.0 ·1017 cm−3
Cmajhi 1.18 ·10
20 4.9 ·1018 cm−3
Cminhi 4.35 ·1019 5.4 ·1019 cm−3
Fig. 5. Minority electron mobility in Si1−xGex as a function
of x for in-plane direction: the model is in good agreement with
Monte Carlo simulation data.
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The component of the mobility perpendicular to the sur-
face is then obtained by a multiplication factor given by
the ratio of the two mobility components. The good agree-
ment of the model with the measured and the Monte Carlo
simulation data, both for in-plane and perpendicular to the
surface directions, is illustrated in Fig. 6.
Fig. 6. Minority electron mobility in Si1−xGex as a function of
NA and x: the model is in good agreement with measurements and
Monte Carlo simulation data both for in-plane and perpendicular
to the surface directions.
4. Analyzed SiGe HBT structures
In this section we analyze SiGe HBTs from an industrial
vendor. The devices are part of proven 0.8 µm and 0.35 µm
BiCMOS technologies which include CMOS process and
high-performance analog-oriented HBT module. The ap-
plications reach from circuits for mobile communication to
high-speed networks.
Our methodology for characterization and optimization of
SiGe HBTs involves process calibration, device calibration
employing two-dimensional device simulation, and auto-
mated technology computer aided design optimization.
4.1. Device fabrication and process simulation
The devices under investigation are polysilicon-emitter
double-base SiGe HBTs epitaxially grown by a chemical
vapor deposition process. An implanted n-well, similar to
the one used in the standard CMOS technology, is used.
The buried layer is connected to a sinker to conduct the
electron current from the buried layer to the collector con-
tact. The base consists of an intrinsic base (below the
emitter window) and an extrinsic base. The germanium
content has a triangular shape. The base-emitter junction
is formed by rapid thermal processing which causes out-
diffusion of arsenic from the polysilicon emitter layer into
the crystalline silicon.
The process simulation with DIOS [8] starts from the blank
wafer to the final device and reflects real device fabrica-
tion as accurately as possible. The implant profiles as well
as annealing steps are calibrated to one-dimensional SIMS
profiles. To save computational resources the simulation
domain covers only one half of the real device which is
symmetric and the collector-sinker is not included in the
structure.
4.2. SiGe HBT from the 0.8 µm technology node
The influence of the selectively-implanted-collector (SIC)
doping on device performance was studied in order to ob-
tain an optimal profile for specific requirements (high speed
or high breakdown voltage). For that purpose, four SiGe
HBT structures with emitter areas of 6×0.8 µm2 have been
investigated both experimentally and by means of process
simulation, followed by two-dimensional device simulation.
The simulated device structure with the phosphorus SIC
implant is shown in Fig. 7.
Fig. 7. Simulated device structure (0.8 µm technology) and
phosphorus collector implant [cm−3].
The only process step in which the four HBTs (hereafter
referred to as dev. 1, dev. 2, dev. 3, dev. 4) differ is the
combination of energy and dose used for the SIC implants,
as summarized in Table 4. The resulting phosphorus doping
profiles in vertical cuts under the emitter windows of the
four devices are shown in Fig. 8.
Table 4












Dev. 1 480 7 ·1012 32 4.0 128
Dev. 2 480 3 ·1013 40 3.7 148
Dev. 3 300 7 ·1012 33 3.1 102
Dev. 4 300 3 ·1013 42 2.3 97
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Fig. 8. Phosphorus doping profile under the emitter contact for
all four devices.
A comparative Monte Carlo simulation of ion implanta-
tion [48] of phosphorus in silicon and SiGe was performed
to check the accuracy of the process simulation with respect
to SiGe (Fig. 9).
Fig. 9. Comparative simulation of Monte Carlo ion implantation
of phosphorus in Si and SiGe.
The physical models in Minimos-NT are well cali-
brated [49]. The same is true for DESSIS, used for com-
parison. Both device simulators correctly reproduce the
measured forward Gummel plot at 300 K (Fig. 10) with
default models. The slight increase of collector current IC
with dose and energy at high bias is due to the differences
in the base push-out effect. fT is extracted by small-signal
AC-analysis.
The only fitting parameters used in the simulation are
the contribution of bandgap narrowing to the conduc-
tion band (here about 80% and 20% for donor and ac-
Fig. 10. Forward Gummel plots at VCB = 0 V. Comparison be-
tween measurement and simulation.
ceptor doping, respectively), and the concentration of
traps in the Shockley-Read-Hall recombination model
(here 1013 cm−3).
However, as can be seen in Figs. 11 and 12, both DESSIS
and Minimos-NT failed to explain the experimentally ob-
served similarity in peak fT for dev. 1 and dev. 3 and,
respectively, for dev. 2 and dev. 4. This again turned our
attention to the SIC implant. An automated device cal-
ibration with our TCAD framework [50] was performed.
It turned out that 50% more phosphorus in the collector of
the two low-dose devices (dev. 1 and dev. 3) already gives
an acceptable qualitative agreement.
Fig. 11. Frequency fT versus IC at VCE = 1.5 V. Comparison be-
tween measurement and drift-diffusion simulation with DESSIS.
It is known that with shrinking device dimensions non-
local effects, such as velocity overshoot, become more pro-
nounced. Neglecting these effects can be a reason for un-
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Fig. 12. Frequency fT versus IC at VCE = 1.5 V. Compar-
ison between measurement and drift-diffusion simulation with
Minimos-NT.
Fig. 13. Frequency fT versus IC at VCE = 1.5 V. Compar-
ison between measurement and hydrodynamic simulation with
Minimos-NT.
derestimating fT [51]. For that purpose, we performed
simulations with the hydrodynamic transport model which
improved the results quantitatively (Fig. 13). Figure 14
shows the velocity overshoot over the greater part of the
base region which is about twice the saturation velocity
limit in the drift-diffusion case (107 cm/s). This correlates
to the higher electron energy (Fig. 15) in the collector and
explains the increase of fT in comparison to drift-diffusion
simulations (see Figs. 11 and 12). The good agreement at
low currents is very important since HBTs typically oper-
ate at much lower frequencies than at the maximum fT .
Simulations prove that in this range optimizations of the
SIC implant do not have the influence on fT , i.e. the
base-emitter capacitance and not the base-collector capac-
Fig. 14. Electron velocity overshoot in the base-collector space
charge region at VCE = VBE = 0.88 V.
Fig. 15. Electron temperature distribution in the four simulated
devices at VCE = VBE = 0.88 V.
itance is dominating. The maximum fT was found to have
a stronger dependence on the dose than on the energy of
the implants.
Furthermore, the important figure of merit BVCE0 · fT
(see Table 4) reaches a maximum for high SIC implant
energies (deep implant) and high SIC doses. We found
that the higher fT for high-dose/low-energy SIC implants
is due to a smaller base width and a delayed onset of the
base push-out effect due to the higher collector doping.
4.3. SiGe HBT from the 0.35 µm technology node
The investigated SiGe HBTs from the next generation have
emitter areas of 12 ·0.4 µm2. The device structure with the
phosphorus SIC implant is shown in Fig. 16.
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Fig. 16. Simulated device structure (0.35 µm technology) and
phosphorus collector implant [cm−3].
All important physical effects, such as surface recom-
bination, impact ionization (II) generation, and self-
heating (SH), are properly modeled and accounted for in
the simulation in order to get good agreement with the mea-
sured forward (Fig. 17) and output characteristics (Fig. 18)
using a concise set of models and parameters. In con-
trast, simulation without including SH effects cannot re-
produce the experimental data, especially at high power
levels. The only fitting parameters used in the simulation
are the contribution of BGN to the conduction band, the
trap charge density in the Shockley-Read-Hall recombina-
tion model (here 1014 cm−3), the velocity recombination
for holes in the polysilicon contact model [52] used at the
emitter contact, and the substrate thermal resistance.
Fig. 17. Forward Gummel plots at VCB = 0 V: comparison
between measurement data and simulation at room temperature.
A closer look at the increasing collector current IC at high
collector-to-emitter voltages VCE and constant base cur-
rent IB, stepped by 0.4 µA from 0.1 µA to 1.7 µA, reveals
Fig. 18. Output characteristics: simulation with and without self-
heating (SH) and impact ionization (II) compared to measurement
data. IB is stepped by 0.4 µA from 0.1 µA to 1.7 µA.
the interplay between self-heating and impact ionization
(Fig. 19). While impact ionization leads to a strong increase
of IC, self-heating decreases it. In fact, both IC and IB in-
crease due to self-heating at a given bias condition. As the
change is relatively higher for IB, in order to maintain it at
the same level, VBE and, therefore, IC decrease.
Fig. 19. Output characteristics for IB = 0.9 µA: a closer look
at the increasing IC at high VCE reveals the interplay between
self-heating (SH) effect and impact ionization (II) generation.
A proper DC calibration is an important prerequisite for AC
simulation (Fig. 17) Note that it is absolutely necessary
for AC simulations to take the complete device structure
into account in order to consider the capacitances between
collector and substrate CCS as well as between base and
collector CBC.
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Fig. 20. S-parameters in a combined Smith chart (radius = 1)
from 50 MHz to 31 GHz at VCE = 1 V and current density
JC = 28 kA/cm2 (measurements with circles).
The quality of the simulated (intrinsic) Y -parameters is
proven by calculating the row and column sums of the
admittance matrix, which have to be zero according to
Kirchhoff’s laws. The simulation yields errors of about
10−16 A/V for typical matrix entries of 10−3 A/V. The
transformation to intrinsic S-parameters is completely an-
alytical and, thus, the results can be directly compared to
the measurement data. Since the measurement environment
accounts for the parasitics, no transformation to extrinsic
parameters is necessary.
Fig. 21. S-parameters in a combined Smith chart (radius = 1)
from 50 MHz to 31 GHz at VCE = 1 V and current density
JC = 76 kA/cm2 (measurements with circles).
Figures 20 and 21 show a comparison of simulated and
measured S-parameters at VCE = 1 V and current densities
JC = 28 kA/cm2 and JC = 76 kA/cm2 in the frequency
range between 50 MHz and 31 GHz. For the same device
we calculated the matched gain gm and the short-circuit
current gain h21 in order to extract the figures of merit fT
and fmax found at the respective unity-gain points.
Fig. 22. Cut-off frequency fT versus collector current IC at
VCE = 1 V (anisotropic with solid line, isotropic with dashed line,
measurements with circles).
Fig. 23. Short-circuit current gain h21 and matched gain gm
versus frequency at VCE = 1 V and current density JC = 76 kA/cm2
(measurements with circles).
Figures 22 and 23 show the comparison of our results and
the corresponding measurement data. While the measure-
ment covers a range up to 31 GHz the simulation is ex-
tended to frequencies beyond the unity-gain point. The
peak of the fT -curve in Fig. 22 corresponds exactly to the
frequency at the respective intersection in Fig. 23. In ad-
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dition, the effect of the introduction of anisotropic electron
mobility is demonstrated in Fig. 22.
5. Conclusion
A brief overview of the state-of-the-art of simulation tools
for SiGe HBTs has been given. Critical issues for nu-
merical modeling of SiGe devices have been discussed in-
cluding accurate models for bandgap narrowing and mi-
nority/majority electron mobility in strained SiGe. We
have presented experiments and simulations of SiGe HBTs.
Good agreement was achieved both with experimental
DC-results (forward and output characteristics) and with
high-frequency data. We were able to extract various sets
of small-signal parameters as well as related figures of merit
by means of simulation with Minimos-NT. The newly es-
tablished models are beneficial for future process develop-
ment.
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Abstract — There is a well recognised need to introduce new
materials and device architectures to Si technology to achieve
the objectives set by the international roadmap. This paper
summarises our work in two areas: vertical MOSFETs, which
can allow increased current drive per unit area of Si chip and
SiGe HBT’s in silicon-on-insulator technology, which bring
together and promise to extend the very high frequency per-
formance of SiGe HBT’s with SOI-CMOS.
Keywords — vertical MOSFET, HBT, SOI.
1. Introduction
The ITRS roadmap recognizes the need for innovative de-
vice concepts and architectures in addition to the more pre-
dictable scaling of MOSFETs. Furthermore, the incorpo-
ration of the heterojunction bipolar transistor (HBT) into
CMOS processes and further scaling of MOSFETs opens
up the r.f. market to mainstream silicon technology. In
this paper, we report the status of our work in two related
areas. Firstly, we consider innovative vertical MOSFET ar-
chitectures and secondly, we address work on SiGe HBT’s
on silicon-on-insulator (SOI).
One vertical MOST device concept features a so-called di-
electric pocket (DP) which sits on top of a Si turret. The
pocket serves a number of functions; it reduces greatly the
influence of the large area parasitic bipolar transistor in the
vertical structure and also prevents encroachment of the
doping from the extrinsic drain, so reducing electrical bulk
punch-through effects. Perhaps most importantly, it reduces
charge-sharing effects (SCE) associated with the reverse bi-
ased drain and so improves threshold voltage control. The
device offers dual channel or gate all around for high cur-
rent drive with reduced footprint and can be readily scaled
to the decananometer regime. We consider also strategies
for reducing parasitic capacitance using thickened oxide re-
gions and inhibiting parasitic bipolar transistor action using
a poly-SiGe extrinsic source contact.
The SiGe HBT (on SOI) process has the advantage that all
the device layers (collector base and emitter) are realized
in a single epitaxial growth stage. This involves selec-
tive and non-selective growth. We will briefly review our
work and report the results of a recent study concerning
high injection effects and associated current crowding in
the low-doped emitter region of the device. A major show-
stopper for SiGe HBT’s is the transient enhanced diffusion
of boron from the very heavily doped base. The incor-
poration of carbon in substitutional sites during growth of
the base has been shown to suppress TED very effectively.
Various growth techniques are usually used, with condi-
tions far from equilibrium so leading to metastable alloys
with C concentrations exceeding the equilibrium solubility
(C supersaturation). Further post growth device processing
requires that the structural properties and alloy composi-
tions remain stable during any annealing steps. We com-
ment here on out proposed methodologies to address this
new area of activity.
2. Vertical MOSFETs
It is recognised that vertical transistors can overcome scal-
ing problems due to lithography resolution, whereby de-
cananometer channels can be realised with relaxed lithog-
raphy as the channel length is determined by the accuracy
of ion-implantation or epitaxial growth. Vertical transis-
tors also allow double gate or gate all-around structures
thus increasing current drive albeit at the expense of in-
creased device capacitance. The architectures are however
compact and hence give a high drive with reduced footprint
compared to an equivalent lateral architecture, as demon-
strated in [1]. Much of the work reported previously is
concerned with discrete device fabrication often using fab-
rication techniques that could not be easily integrated into
an advanced CMOS process [2–5]. Rather than present
a detailed account of the large body of work gathered on
vertical MOSFETs and double gate MOSFETs, we choose
to summarise the key developments by identifying three ba-
sic approaches to vertical MOSFET realization and these
are depicted in Fig. 1.
In the first approach, the device is realised by epitaxy [2].
This is the easiest way to realise devices but has a num-
ber of important disadvantages. Perhaps most importantly,
the approach does not easily allow the production of
p- and n-channel devices required for CMOS. Furthermore,
parasitic overlap capacitances are very high and there is
a strong parasitic bipolar transistor. The gain of this tran-
sistor can be high because the effective base will be very
thin (set by the channel length) and also the currents them-
selves will be high as the effective emitter/collector re-
gions extend across the turret. The device features very
deep source/drain junctions and the body region must be
highly doped. It will suffer from severe short channel ef-
fects. The second approach uses selective epitaxy [3, 4]
and by this means parasitic capacitances can be reduced,
particularly in the replacement gate approach of Hergen-
rother et al. [4]. Parasitic bipolar gain and currents remain
high, however, short channel effects remain severe and there
may be reliability problems with the gate oxide which is re-
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Fig. 1. Vertical MOSFET types: (a) epitaxy; (b) selective epi-
taxy; (c) ion-implanted.
alized in a non-standard way. The third approach employs
ion implantation [5] and allows the realisation of architec-
tures with reduced parasitic bipolar gain and improved short
channel effects but the parasitic capacitances remain high.
A key advantage of this approach is the ability to devise
CMOS comparable processes.
We identify therefore three important research issues for
VMOS transistors namely reduction of parasitic capaci-
tance, control of short channel effects and reduction of
parasitic bipolar gain. We now investigate the means of
addressing these three key issues.
We have reported a novel vertical transistor architecture in-
corporating a so-called dielectric pocket [6, 7] for control of
Fig. 2. Vertical MOSFET architecture, featuring the dielectric
pocket and thickened oxide regions to minimise parasitic capaci-
tance.
short channel effects. This concept was first demonstrated
successfully within a lateral architecture [8], but implemen-
tation in a vertical architecture is considerably simpler. The
structure is compatible with strategies reported previously
to reduce parasitic capacitances in the device [7, 9].
The basic structure of the VMOST device concept featur-
ing the dielectric pocket is shown in Fig. 2. The pocket
serves a number of functions; it reduces greatly the influ-
ence of the large area parasitic bipolar transistor in the ver-
tical structure and also prevents encroachment of the doping
from the extrinsic drain, so reducing electrical bulk punch-
through effects. Perhaps most importantly, it reduces charge
sharing effects associated with the reverse biased drain and
so improves threshold voltage control. Note the silicida-
tion of the top contact, which we designate the drain, to
reduce significantly the associated parasitic resistance. The
intrinsic drain contact is formed by out-diffusion from the
poly-Si extrinsic drain contact in a manner not unlike that
of a poly-emitter on a bipolar transistor process. Care is
required with the thermal budget to ensure that only slight
out-diffusion occurs from this extrinsic drain contact such
that there is no encroachment of drain dopant below the
DP into the channel region. Such encroachment would re-
move the electrostatic influence of the DP on the channel
and so mitigate its influence on the SCE. Notice that dual
channel operation is achieved by the gate poly-contact run-
ning over the pillar width which is set to the minimum
feature size to reduce drain/body overlap capacitance.
Fig. 3. Threshold voltage and off-state leakage current versus
body doping for 50 nm vertical MOSTs with and without dielectric
pocket. The gate oxide thickness was 2 nm.
The ISE device simulator was used to obtain electrical
characteristics for the DP-VMOST. The Van Dort quan-
tum correction model, hydrodynamic model, avalanche and
band-to-band tunnelling were all switched on to provide
self-consistent data for short-channel, highly doped devices.
The dielectric pocket thickness was set at 15 nm to min-
imise its parasitic capacitance [7]. The gate oxide thickness
was set at a conservative value of 2 nm as the formation of
gate oxides on sidewalls with associated corners is likely
to prove problematic. The body doping was then varied to
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produce electrical characteristics for the PMOS with and
without the DP, as summarised in Fig. 3.
The leakage current is seen to be at minimum for
a body doping of 3 ·1018 cm−3; band-to-band tunnelling be-
comes increasingly dominant beyond the minimum whereas
punch-through causes the increase in leakage for lower dop-
ing levels. A body doping of 2.4 · 1018 cm−3 results in
a threshold voltage of −0.28 V and a leakage current of
1.5 nA/µm at a drain to source voltage of −1 V.
Further simulations serve to investigate the influence of the
spacing between the pocket and the gate oxide (referred
to as the contact region width, WC) on the threshold volt-
age. The DP serves to increase the absolute magnitude of
threshold voltage because it inhibits charge sharing by the
drain. For WC = 50 nm, the VT equals that of the non-DP
device indicating that the DP no longer exerts electrostatic
influence. The results are summarised in Fig. 4, where it is
Fig. 4. ION and IOFF for different contact widths, WC.
shown that decreasing WC results in significant reduction in
IOFF with little reduction in ION . The latter arises because
of the influence on VT . For WC = 20 nm and a body doping
of 2 ·1018 cm−3, an on-current of 1 mA/µm and off-current
10 nA/µm is obtained. Simulated transistor characteristics
(not shown) reveal a DIBL of 80 mV for a body doping
of 2.4 · 1018 cm−3. Repeating the simulations with a gate
oxide thickness of 1.2 nm results in a DIBL of 30 mV,
IOFF = 7 nA/µm, ION = 1.2 mA/µm.
3. Parasitic capacitance reduction
The approaches to reduce the parasitic capacitances are in-
dicated in Fig. 1 and involve thickening oxide regions using
the following techniques. Reduction of gate-source overlap
capacitance (bottom of pillar) is achieved by a LOCOS type
process FILOX [9, 10]. Incorporation of a deposited oxide
region on top of the pillar and the thicker oxide grown on
the highly doped poly-Si extrinsic drain contact can reduce
significantly the gate-drain capacitance. A previous study
using MOS-capacitors has demonstrated a 5-fold reduction
in parasitic overlap capacitance using FILOX and a thick
top oxide [10].
A semi-analytical transient model has been developed to
assist in the optimization of the device with regard to par-
asitic capacitances [7]. The methodology is to consider an
inverter loaded by n other inverters. A unity fan-out CMOS
inverter circuit is shown in Fig. 5, where the parasitic ca-
pacitances are identified. These capacitive components of
the device structure are readily related to the device ge-
ometries and physical parameters – doping levels, oxide
thicknesses, etc. using standard equations.
Fig. 5. Circuit used as a test bench.
The capacitances can be lumped together into one single
capacitor, CT assigned to the output node, Vo by recognis-
ing series and parallel configurations and treating Vin and
VDD as virtual earths. As the gate to source/drain over-
lap capacitances (Cgso/Cgdo) are responsible for a signif-
icant portion of CT in a vertical structure, these capaci-
tances were isolated from the total gate source/drain capac-
itance, (Cgs/Cgd). Other capacitances considered were gate
to substrate (included with Csg), drain to bulk depletion
region Cdb, dielectric pocket capacitance, Cd p taking into
account depletion under the oxide, and finally the capac-
itance due to the drain contact. The voltage dependence
of depletion capacitance is linearised in the usual man-
ner. Note that vertical devices benefit from being operated
“source down” because this reduces the switched depletion
capacitance compared to “drain down”, i.e. source at the
top of the turret.
We define a circuit performance metric τ = 3τ f where τ f is
the fall time of Vo following an abrupt input voltage step.
The fall time can be calculated by considering the dis-
charge of the effective load capacitance, CT , via the NMOS
pull-down transistor, between 10 and 90% of the full volt-
age swing as indicated in the model equations below,
where i(t) is the transient current through the NMOS and
other symbols have their usual meaning. Gate field depen-
dence of mobility is included also:
τ = 3
(
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The latter two equations represent the time the device is
saturated and unsaturated, respectively. The equations are
easily solved numerically. To validate the model, a unity
fan-out inverter circuit was simulated using the SpectreS
simulator in Cadence v4.4.3 and a production 350 nm lat-
eral device SPICE deck. The simulated fall time was equal
to 58 ps while the calculated fall time was equal to 49 ps,
an error of 15% that represents reasonable agreement for
a comparative study.
Using this methodology, we have identified the approximate
thicknesses of dielectric regions required to optimise the
VMOST. The results of the study are indicated in Fig. 1
(thickness values quoted).
4. Reduction of parasitic BJT gain
The DP concept brings the added benefit of reducing con-
siderably the area of the effective emitter and collector
formed by the source and drain of the VMOSFET and so
reduces the magnitude of base and collector currents of
the PBT. The DP device is however inherently “drain up”.
Fig. 6. Increase in base current as a result of Ge incorporation
into the emitter.
An alternative approach to minimise parasitic bipolar tran-
sistor gain for drain-down configurations (source at the top),
is to include a poly-SiGe extrinsic source contact [11].
This serves to steepen the profile of minority carriers in-
jected into the parasitic emitter so increasing the base cur-
rent and reducing the gain. Figure 6 shows Gummel plots
from test bipolar transistors where a considerable reduction
in BJT gain is evident.
A theoretical model for the base current of such a poly-SiGe
emitter has been developed, which combines the effects of
the poly-SiGe grains, the grain boundaries and the interfa-
cial layer at the poly-SiGe/Si interface into an expression
for the effective surface recombination velocity of a poly-
SiGe emitter [11]. The model is equally valid for the para-
sitic BJT in vertical MOSFETs. Silicon bipolar transistors
were fabricated with 0, 10 and 19% Ge in the poly-SiGe
emitter and the variation of base current with Ge content
characterised. The measured base current for a poly-SiGe
emitter was seen to increase by a factor of 3.2 for 10% Ge
and 4.0 for 19% Ge compared with a control transistor
containing no germanium, in good agreement with the the-
oretical predictions. The competing mechanisms of base
current increase by Ge incorporation into the polysilicon
and base current decrease due to an interfacial oxide layer
were investigated. The size of the base current increase
with Ge content depends on the thickness of the interfacial
layer, with larger increases being obtained for thinner inter-
facial layers. The introduction of germanium into a polysil-
icon emitter therefore allows the base current, and hence
the gain, to be controlled by means of the Ge content in
the poly-SiGe parasitic emitter of a vertical MOSFET.
5. Test transistors
Both p-channel and n-channel vertical MOS transistors have
been successfully fabricated to demonstrate some of the
concepts outlined above. Figure 7 shows a field effect SEM
of a vertical transistor, demonstrating the FILOX concept
whereby thickened oxide regions are achieved in the source
and drain gate overlap regions, to minimise overlap capac-
itance. Both pillar top and bottom have a 60 nm thick
FILOX oxide as visible under the gate electrode and this
oxide encroachment reduces the gate to top electrode ca-
pacitance. Calculations based on the electron micrographs,
and process and device simulations give an estimate for
capacitance reduction of a factor of 3.
Fig. 7. Field emission SEM cross-section of a surround gate
ion-implanted vertical NMOS.
Figure 8 shows transfer characteristics of vertical NMOS
transistors similar to those shown in Fig. 7. Gate ox-
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ide thickness is 3 nm and channel length is estimated to
be 100 nm. Characteristics on the right employ a single
gate whereas those on the left have a surround gate and
hence considerably higher drive.
Fig. 8. Transfer characteristics of vertical n-channel transistors.
Transfer characteristics of surround gate vertical PMOS
transistors are shown in Fig. 9. The threshold voltage is
higher than normal since the gate oxide thickness of 10 nm
was chosen very conservatively to prevent shorts in the cor-
ners of the transistors. Otherwise the transistors are of very
high quality with negligible variation over the wafer.
Fig. 9. Transfer characteristics of a 300 nm surround gate ion-
implanted vertical PMOSFET.
6. Performance appraisal
The VMOS inverter with 2 nm gate oxide was compared
to equivalent minimum sized lateral CMOS inverters taken
from ITRS 2001. The width of the PMOST, Wp was set
to 2 Wn. The source and drain resistances of the VMOST
Fig. 10. Scaling of series resistance.
(extracted from ISE simulation) are 3 to 4 times smaller
than the ITRS values and these resistances do not sig-
nificantly increase when the device is scaled as shown in
Fig. 10. This arises essentially because the dielectric pocket
precludes the need for pockets or extensions.
Figure 11 serves to quantify the performance of the op-
timised VMOS up to the 45 nm technology node, using
the delay metric CTVDD/ION . The capacitance CT obtained
Fig. 11. Projected performance of VMOS in context of the
roadmap. Delay approaching that of the 40 nm ITRS node can be
realised with earlier generation rules for loaded inverters (5 fF).
from ISE simulations includes gate overlap and depletion
capacitances [7]. The VMOS shows a clear advantage down
to the 90 nm node (note that the channel length of the
VMOS is not scaled). Thereafter the performance deteri-
orates largely because of the reduced VDD. The effect of
maintaining VDD for the VMOST is shown also. Beyond
the 100 nm node, we can say that load capacitance due to
interconnections will have a very dominant role and so the
additional drive capability of the VMOS should continue to
offer considerable advantage. We demonstrate this by in-
cluding a fixed load capacitance of 5 fF in the calculation
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of delay. In this context, the smaller relative degradation
in performance of the VMOST compared with the ITRS
roadmap demonstrates the potential of the latter device.
7. Heterojunction bipolar devices
Silicon-germanium heterojunction transistors allow Si tech-
nology to penetrate lucrative radio-frequency application
markets of mobile communications and local area networks.
For the bipolar transistor, the silicon-on-insulator technol-
ogy brings advantages of reduced collector capacitance and
reduced cross-talk for mixed signal circuits. In the con-
text of BiCMOS, the CMOS circuitry gains much advan-
tage from SOI; namely simplified process flow and latch-up
immunity together with enhanced MOSFET device perfor-
mance. In particular, the lower threshold voltage and low
junction capacitance associated with SOI-CMOS is partic-
ularly suited to low-voltage, low power applications. The
SiGe HBT also offers enhanced performance at lower cur-
rent levels due to the collector current enhancement thus
there are overall benefits for lower power, high performance
SOI-BiCMOS circuits. Bond and etch back SOI (BESOI)
is preferred for HBT application due to the better Si and
SiO2 quality.
Fig. 12. Schematic diagram of the bonded wafer SOI device
architecture.
A schematic diagram of the SiGe HBT on SOI is shown in
Fig. 12. The bonded SOI wafers used feature a 1 µm buried
oxide layer with the surface Si layer thinned to a nominal
thickness of 1.5 µm. Deep, poly-Si filled trenches provide
isolation through to the buried oxide layer. The patterned
SOI layer is used to provide the heavily doped buried col-
lector as well as the crystalline seed layer for subsequent
epitaxial layer growth of the silicon collector and SiGe base
layers. Before the silicon epitaxial growth the SOI layer is
implanted with a 5 ·1015cm−2 dose of arsenic ions at an en-
ergy of 160 keV to form the buried collector contact layer.
The transistor layers are grown using selective epitaxial
growth (SEG) for the Si collector, followed in the same
growth step by non-selective epitaxial growth (NSEG) for
the p+ SiGe base (nominally 12% Ge) and the n-Si emitter
cap [12]. The selective Si collector was grown at 900°C and
the non-selective SiGe base and Si emitter cap at 750°C.
The advantages of this approach are that the basic transistor
structure is grown in a single epitaxy step and the growth
interface is kept away from the transistor active regions.
Transistor characteristics show good uniformity across the
wafer implying good control of the Ge and B concentrations
across the wafer during the non-selective SiGe growth.
Achieving full optimisation of HBT’s is facilitated by
this growth of collector, base and emitter layers in the
same growth step. The incorporation of a low-doped emit-
ter (LDE), however, implies a propensity for high emitter
resistance particularly in devices where the emitter over-
lay is large. Furthermore, issues arise as to the realisation
of the buried layer and associated collector resistance for
HBTs on SOI. We have identified a new parasitic mech-
anism whereby we explain anomalies in SOI-HBT de-
vice characteristics to be the result of current confinement
caused by high lateral resistance in the low doped emitter
region of the device.
Figure 13 shows sets of Gummel plots for SiGe HBTs (a)
and Si controls (b), where the parameter b is varied. Con-
sidering first the SiGe HBTs (a), for b = 0, we observe
high leakage current which we have explained earlier [12].
For small b, we observe correlated turn-over of collector
and base current at relatively low values of VBE(≈ 0.64 V)
presumably due to series resistance induced, lateral voltage
drops. As the base current level is small, we suggest at this
stage that the turn-over is a result of resistive drops in the
emitter due to the high collector current. At higher bias lev-
els (0.88− 1.0 V), pronounced IB-kinks and hard limiting
of IC are evident. The onset of the base current kinks corre-
late with the hard limiting of IC, suggesting quasi-saturation
due to internal forward biasing of the collector-base junc-
tion due to collector series resistance.
Alternatively, the kinks may be due to a combination of
emitter resistance and modified kink effect (MKE) [14].
The MKE is an effect associated with the collector-base
junction. At high collector current densities, the image
charge of holes accumulating at the collector end of the
base become sufficiently large to cause the band-bending
in the base depletion region to change sign. This has the
effect of “mirroring” the valence band edge discontinuity
into the conduction band thus causing the appearance of
a potential barrier, which results in quasi-saturation of IC.
We will discuss further, which of these two effects (collec-
tor resistance or MKE) is the likely explanation. Turning
to the Si devices of Fig. 13b, IC is of course lower than
that of the HBT’s for a given VBE so collector resistance in-
duced kinks might not be evident. MKE is of course not to
be expected in homojunction devices. For higher b-values
(5.5, 6 µm), IC is seen to turn-over at VBE ≈ 0.7 V and
exhibit an ideality factor (m) of two with coincident severe
limiting of the base current. This latter trend is evident in
both SiGe and Si base devices.
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Fig. 13. Measured Gummel characteristics from (a) SiGe HBT
(wafer # 6); (b) Si base (wafer # 9).
Figure 14 shows a plot of the collector current dependence
of devices with large values of b. It is seen that at low
bias the current exhibits an areal dependence with relation
to the emitter polysilicon (EP): for these devices the active
area is set by the emitter polysilicon. However, at approxi-
mately 0.6 V for the HBT and 0.7 V for the BJT the cur-
rent dependence changes from an EP areal dependence to
an emitter window (EW) areal dependence. This bias level
corresponds to the onset of the m = 2 regime. For devices
with smaller b, the emitter polysilicon areal dependence is
maintained until higher biases.
We have shown in previous work [13] that the collector
current in the (m = 2) – regime shows an activation en-
ergy of half the band-gap and the current gain β shows
a negative coefficient of temperature. These latter three
properties are strong indicators of high injection. The bias
level at which the proposed high injection effect occurs is
not consistent with the doping levels in either base or emit-
Fig. 14. Device dimensional collector current dependence for
devices with large values of b.
ter so the (m = 2) – region on the characteristics and the
(presumably) associated turn over in base current can be
considered anomalous.
Silvaco ATLAS was used to simulate devices with
b = 2 µm and b = 6 µm. The emitter and collector regions
were set at uniform doping level and the base was set as
a Gaussian function, with a peak doping of 4 · 1018 cm−3.
The collector doping was 1 · 1017 and the emitter dop-
ing NE = 1 · 1018 cm−3. The collector contact was placed
at the back of the device. We consider simulations for
VBE = 0.8 V, VBC = 0 V. This is the bias level at which
simulated Gummel pots begin to show the turn-over in IB.
(Note that our simulator is not fully calibrated against ex-
perimental results.) For the device with b = 2 µm the cur-
rent flow was seen to be uniform across the whole of the
active area at this bias level. Figure 15 shows the simu-
lated electron current density for a device with b = 6 µm.
Confinement of the current to the centre of the device is
clearly evident.
Fig. 15. Simulated electron current density with device biased
at Vbe = 0.8 V for b = 6 µm.
32
Recent developments in vertical MOSFETs and SiGe HBTs
Figure 16 shows emitter resistance extracted using the
Ning-Tang technique [15]. The results for larger b-values
will be in error (by about a factor of 2 from Fig. 13) be-
cause of the increasing lack of areal dependence. A linear
extrapolation from the small values gives an indication of
the likely emitter spreading resistance for large b-values.
Fig. 16. Emitter resistance extracted using the Ning-Tang tech-
nique.
Next, we resolve the issue as to the nature of the kinks for
devices with smaller b-values. Applying the methodology
of [14] to the b = 1 µm curve in Fig. 13, does not pro-
duce an ideal IC and IB curve with quasi-saturation of IC.
We conclude that the kinks arise from quasi-saturation due
to RC, therefore. This is consistent with the high value
of IC and the estimated value of RC (∼ 100 Ω). This high-
lights the problems of realising low resistance access to
the collector for SOI-HBTs. Wafer bonding offers the pos-
sibility of buried silicide layer to address this issue [16].
Fig. 17. Simulated potential with device biased at Vbe = 0.8 V
for emitter overlay = 6 µm.
Finally, Fig. 17 shows a 2D potential distribution, and the
de-biaisng effect of the emitter resistance is clearly evident.
8. SiGeC HBT technology
In addition to the parasitic mechanism of the previous sec-
tion, a major issue with HBTs is parasitic barrier forma-
tion by the out-diffusion of boron from the heavily doped
base. This is exacerbated by the flow of interstitials arising
from implant damage or oxidation of the surface: “tran-
sient enhanced diffusion”. A strategy to limit this effect
is to introduce a small percentage of substitutional car-
bon (Cs) into the lattice, which allows band engineering
and strain control. However, carbon has low solubility in
Si and 2D growth conditions must be maintained to achieve
substitutional rather than interstitial carbon (Ci) incorpora-
tion whilst increasing the critical thickness, decreasing the
strain and improving the bandgap shift. The SiGeC layer
can be obtained at low temperatures using MBE and CVD
epitaxial growth techniques but we are concerned with fur-
ther processing steps, such as thermal oxidation, and post
implant activation anneals. The challenge then is to obtain
an alloy layer (SiGeC) with sufficiently high Cs content and
to ensure that this is maintained during the subsequent HBT
process. Thus thermal budget and Si cap thickness play an
important role as well as any source or sink sites formed
by interstitials as these have a strong influence on the dif-
fusion and clustering behaviour of carbon. For instance,
an oxidation process will generate higher carbon loss rates
than a vacuum or inert gas annealing. Redistribution or
complete loss of carbon from the SiGeC layer can occur
due to C-diffusion and clustering can result in interstitial
carbon (Ci) leading to the formation of β – SiC precipi-
tates. The situation is further complicated because these
processes are inter-dependent.
The total concentration of carbon inside the alloy can be
measured with secondary ion mass spectrometry (SIMS)
whereas Cs is typically obtained from high resolution
X-Ray diffraction (HRXRD), phonon based techniques such
as Raman and Fourier transform infra-red (FTIR) spec-
troscopy. Cluster formation can be viewed using high
resolution TEM (HRTEM), HRXRD, FTIR and Raman
spectroscopy. No single technique provides all the nec-
essary information therefore and so we adopt the following
methodology. We characterise the layers post-growth, us-
ing SIMS for carbon, boron, and germanium total concen-
tration profiles, scanning ellipsometry (SE) which yields
layer thickness and carbon concentration (as well as opti-
cal properties), FTIR with the Cs line at 610/cm, Oi line
at 1100/cm, Si-C lines 700–900/cm, and XRD. Figure 18
shows initial results from SE and XRD showing a dispar-
ity between C concentrations, which can be interpreted in
terms of Cs and Ci.
Figure 19 shows corresponding layer thickness derived
from SE and XRD. Further calibration will be sought
from HRTEM.
The results from the various techniques are correlated to
provide a self-consistent assessment of layer content and
morphology in particular the I/S ratio. If the XRD and
if the results from the various techniques are correlated to
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Fig. 18. C concentration derived from SE and XRD.
Fig. 19. Layer thickness derived from SE and XRD.
provide a self-consistent assessment of layer content and
morphology. If the XRD and SIMS results do not remain
correlated during subsequent heat treatments, we look for
evidence of carbon clustering using HRTEM. Further cor-
relation is sought with electrical results from test transis-
tors. The ultimate aim of the experiments is to optimise
the thermal budget.
9. Conclusions
In this paper we, have summarised our recent work in two
areas: the first relates to novel vertical transistor concepts
whereby we have demonstrated by simulation and experi-
mentally some potential advantages of our ideas and con-
cepts. The second area concerns explanation and modelling
of some anomalous effects in experimental characteristics
of SiGe transistors on SOI substrates and a discussion of
our strategy for realising SiGeC layers into HBTs.
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Abstract — The paper is devoted to optimization of SiGe-base
HBT with respect to operation speed by means of numeri-
cal simulation. The influence of design parameters on fT is
studied.
Keywords — base transit time, cut-off frequency, HBT, SiGe-
base.
1. Introduction
Rapid progress in microelectronics created conditions for
the development and widespread use of simulation tech-
niques in the design of semiconductor devices. These tech-
niques are based on numerical methods of solving a set of
transport equations. The advantage of simulations lies in
the fact that the number of costly experiments may be sig-
nificantly reduced, moreover it is possible to analyze com-
pletely novel designs. Unfortunately, commercially avail-
able simulators are far from ideal. Often they are based
on simplified calculations through the omission of certain
second- and third-order phenomena.
This work is devoted to the illustration of the possibilities
offered by APSYS 2000 (a 2D simulator [1]) to optimize
the design of SiGe HBT’s with respect to their speed of
operation.
2. Results
A cross-section of the simulated transistor is shown in
Fig. 1. This device is the both the result of initial opti-
mization and the basis for further work on increasing fT .
Fig. 1. A cross-section of a SiGe HBT.
The doping profile of the considered transistor is shown in
Fig. 2.
Fig. 2. HBT doping profile.
Fig. 3. Cut-off frequency fT as a function of the collector cur-
rent IC.
The maximum cut-off frequency fT determined from the
fT = f (IC) dependence shown in Fig. 3 is about 170 GHz.
This is by no means the highest possible value, the de-
signer is, however, limited by the fact that the calculations
performed by the simulator do not always converge.
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Despite this difficulty a designer often has at his disposal
more than one way to improve a given parameter.
Fig. 4. Cut-off frequency fT as a function of base width WB
(values of UBE and IC are kept constant).
Fig. 5. Cut-off frequency fT as a function of base doping level
(constant and exponential doping profile).
The cut-off frequency is defined mostly by the carrier tran-
sit time through the active region, that is the base and the
depleted regions of the E-B and B-C junctions. Thus it may
be expected that the most important parameter affecting fT
is the effective base width. This is also confirmed in Fig. 4.
The effective base width may be changed through fabrica-
tion of ever thinner SiGe layers or through the manipulation
of the base doping profile, which affects the thickness of
the region consumed by the B-C junction. Minimization of
the width modulation effect requires relatively high doping
concentration in the base, which also decreases the width
of the B-C junction. The speed of operation is further im-
proved by the built-in field associated with the exponential
doping profile in the base (Fig. 5).
The built-in field in the base may be also obtained using
a linear gradation of the Ge content but, as can be seen
in Fig. 6, fT decreases with increasing Ge content (lower
carrier mobility, e.g. [2]), while the additional built-in field
is of little importance.
Fig. 6. Cut-off frequency fT as a function of Ge content x for
constant and linear Ge profile.
Junction capacitances are the other two important param-
eters affecting fT . The simplest way to reduce them is to
decrease the junction area, which may be achieved through
the reduction of the dimensions L1 and L2, marked in
Fig. 1. This, indeed, leads to higher fT (Fig. 7).
Fig. 7. Cut-off frequency fT as a function of dimensions L1
and L2.
The cut-off frequency may be also improved by means of
reducing the emitter width (Fig. 8). Of course, the effects
obtained through the reduction of individual dimensions
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Fig. 8. Cut-off frequency fT as a function of emitter width WE .
cumulate. Thus, for example, a transistor with WE = 60 nm,
L1 and L2 = 0.24 µm (the calculations do not converge
for L1 lower than 0.24 µm) achieves fT of 204 GHz.
3. Conclusions
The maximum fT obtained by means of simulation using
APSYS 2000 was approximately 200 GHz. This is con-
siderably lower than fT obtained experimentally [3]. The
reason for this lies probably in the internal limitations of
the simulator used in this work.
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Abstract — Main scattering mechanisms affecting electron
transport in MOS/SOI devices are considered within the
quantum-mechanical approach. Electron mobility components
(i.e., phonon, Coulomb and interface roughness limited mobil-
ities) are calculated for ultrathin symmetrical DG SOI tran-
sistor, employing the relaxation time approximation, and the
effective electron mobility is obtained showing possible mobil-
ity increase relative to the conventional MOSFET in the range
of the active semiconductor layer thickness of about 3 nm.
Keywords — ultrathin SOI, scattering mechanisms, electron
mobility.
1. Introduction
Silicon devices based on the MOS structure are still the
dominating group of semiconductor devices that are sub-
jected to continuous technological progress – in terms of
both dimension downscaling and modifying the basic struc-
ture of the device and/or developing new ones. The latter
tendency is exemplified by silicon-on-insulator (SOI) tech-
nology, which is a growing up advantageous alternative
to the conventional bulk CMOS technology. In addition
to overcoming some of the drawbacks and limitations of
the CMOS technology, the SOI concept gives direct en-
try to nanoelectronics, which is achieved in various forms
of ultrathin SOI devices (especially in fully depleted sin-
gle gate (SG) or double-gate (DG) SOI transistors) by de-
creasing the thickness of the semiconductor active layer
far below 10 nm [1, 2]. Figure 1 shows schematically
structural differences between conventional n-channel bulk
MOS, SG SOI and DG SOI transistors.
Since transport properties of charge carriers determine their
mobility and the overall current – voltage behavior of the
device, scattering processes are of special interest when
modeling the device operation. Therefore channel carri-
ers mobility models have been continuously developed for
decades along with MOS technology growth, with main
goals to reflect the actual/measured device performance as
well as to investigate the physical phenomena experienced
by carriers in the channel area. The physical approach is
particularly important since it allows for better understand-
ing of the device operation and is necessary if one wants
to make reliable predictions when changing the device op-
eration conditions and/or its configuration, as is the case
with the transition from the conventional CMOS to SOI
technology.
Fig. 1. Schematic cross-sections of (a) bulk MOS, (b) SG SOI
and (c) DG SOI transistors.
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Because in MOS transistors carriers are spatially confined
within a near-surface layer of very small thickness (tens
of nanometers), quantum-mechanical effects occur affect-
ing the spatial distribution of the carriers and imposing
quantization of their energy [3, 4]. Therefore one of the
milestones in MOS transport modeling was the inclusion
of the quantum-mechanical phenomena into the device the-
ory after which one could distinguish between “classical”
and “quantum-mechanical” descriptions.
Whereas the “classical” approach based on the solution to
the Poisson’s equation alone was acceptable to a certain ex-
tent when modeling the conventional bulk MOS transistors,
the quantum-mechanical approach is rigorously imposed in
the case of SOI devices with ultrathin active layers and
solution to the Schrödinger equation must be included self-
consistently with that to Poisson’s equation. In the nano-
metric range of the active layer thickness, quantum effects
determine the behavior of the SOI device and substantial
differences arise between the bulk MOSFETs and ultrathin
SOI transistors with respect to potential and carriers distri-
butions, as well as the dynamics of scattering mechanisms,
which additionally depend now on the semiconductor thick-
ness [5–8].
In this paper we present some aspects of scattering pro-
cesses in MOS/SOI transistors following the quantum-
mechanical modeling approach and concentrating on elec-
tron mobility in ultrathin n-channel symmetrical double-
Al-gate SOI transistors with uniform substrate doping. The
main mechanisms, i.e. the phonon, Coulomb and interface
roughness scattering, limiting the channel electron mobil-
ity, will be discussed briefly, pointing out the most im-
portant differences between the cases of bulk NMOSFETs
and ultrathin DG SOI devices, as well as showing the in-
fluence of the semiconductor thickness variation. The scat-
tering rates will be obtained and analyzed within the per-
turbation theory after obtaining the self-consistent solution
within the effective mass approximation. Next, electron
mobilities corresponding to particular scatterers will be
obtained utilizing the relaxation time approximation, and
eventually the effective electron mobility will be assem-
bled and plotted vs. the transverse effective field in the
channel.
2. Two-dimensional electron
gas (2DEG) in MOS/DG SOI
transistor channel
As already mentioned, the spatial confinement of electrons
within a very narrow layer of MOSFET as well as SOI
transistor channel area, defined in terms of energy by the
potential energy barrier of Si/SiO2 interface and the con-
duction band bottom, results in quantization of kinetic en-
ergy corresponding to motion in the direction z perpendic-
ular to the surface. The total electron kinetic energy wave
vector relationship near the energy band minimum may be
approximated as:







being a set of energy subbands with discrete minima Ei
and quasi-continuous energies of motion in the two re-
maining directions (x,y) parallel to the surface (hence the
2DEG term). Moreover, the electron spatial distribution
within the potential well follows now quantum-mechanical
principles and is defined by envelope wave functions ξi(z).
Assuming that the potential energy V (z) varies in the z di-
rection only, the eigenstates (En, ξn(z)) may be obtained
by the solution to the system of Poisson’s and the time-
















ξi(z) = Eiξi(z) (3)
along with the equations describing the electron distribu-






















Because of the conduction band energy minima configura-
tion in k-space (Fig. 2), one obtains two series of eigen-
states when the Si-SiO2 interface is the (100) plane –
the first one (nonprimed) corresponding to twofold val-
leys of the effective mass in the quantization direction
m = ml = 0.916 m0 and the second one (primed) corre-
sponding to fourfold valleys of the effective mass in the
quantization direction m = mt = 0.19 m0.
Fig. 2. Constant energy surfaces (E(k) = const) in the vicinity
of the silicon conduction band minima.
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In this paper we assume infinite potential barrier height at
the SiO2-Si interface, which is a common practice. In other
words we do not consider here a possible penetration of
electron wave functions into the dielectric layer. Figures 3
and 4 show examples of the distributions of energy levels
and eigenfunctions obtained within this approximation for
both the conventional bulk NMOS and DG SOI transistors,





∣ξi(z)∣∣2dz = 1 . (6)
Fig. 3. Energy diagram of a bulk NMOS transistor (T = 300 K,
NA = 1017 cm−3, tox = 3 nm, VGS = 1.8 V, VFB = −0.922 V,
Al- gate).
Fig. 4. Energy diagram of a symmetrical DG SOI transistor
(T = 300 K, NA = 1017 cm−3, tox = 3 nm, tox = 9 nm, VGS = 1.5 V,
VFB =−0.922 V, Al- gates).
The difference between the ml and mt effective masses re-
sults in a split between the nonprimed and primed series
in the energy scale and hence leads to different electron
occupation of the corresponding energy subbands. More-
over, the density of states masses differ for both series
since md2 = mt = 0.19 ·m0 for the twofold valleys, while
md4 = (ml ·mt)
1/2
= 0.417 ·m0 for the four-fold valleys,
and the corresponding average conduction effective masses
are: mc2 = 0.19 ·m0, mc4 = 2/(1/ml + 1/mt) ≈ 0.315 ·m0.
These differences will strongly affect the resultant transport
properties.
The substantial difference between the bulk MOS and the
symmetrical DG SOI structure in terms of quantum effects
is the channel potential well shape. In the former case the
potential well is triangle-like, while in the latter it may be
additionally affected by the bias applied to both gates, as
well as the thickness of the semiconductor layer. Volume
inversion occurs in ultrathin structures of DG SOI, mean-
ing that the inversion charge distribution centroid moves
towards the center of the structure.
3. Theoretical approach
In this paper we focus on the main, usually considered scat-
tering mechanisms, i.e. the phonon, Coulomb and interface
roughness scattering, since these are believed to influence
the device performance to the highest extent at room tem-
peratures [4, 9, 10]. We do not consider here neither high-
energy nor ballistic transport problems.
Scattering processes are typically analyzed and modeled
within the perturbation theory treating a scattering mecha-
nism as a source of perturbation energy H′ introduced into
the regular periodic potential of the lattice, which generates
transitions of carriers between different quantum states. Ac-
cording to this approach, the transition probability per unit
time between the initial and final states ϕi and ϕ f , is given


















where the matrix element M f i depends on a particular scat-
terer and is defined as:
M f i =
∫
d3rϕ∗f H′ϕi. (8)
The δ -function in (7) corresponds to the energy conserva-
tion law including the energy absorption/emission in the
case of inelastic scattering (e.g. with optical phonons),
as well as no energy exchange in the case of elastic scatter-
ing when h¯ω ≈ 0 (e.g. scattering by low-energy acoustic
modes, Coulomb centers and interface roughness). Elec-
tron transitions in silicon conduction band may be addi-
tionally divided into intravalley scattering processes and
intervalley scattering processes, depending on the target
valley. Intervalley scattering involves relatively high transi-
tion wave vectors and is mainly assigned to optical phonons
and high-energy acoustic phonons.
Furthermore, intrasubband and intersubband transitions
may be defined in the case of 2DEG in the MOS/SOI type
transistor channel. An example of a transition scheme be-
tween the initial electron wave vector k, the final wave vec-
tor k′ and the scattering wave vector q is shown in Fig. 5
for an intersubband elastic transition.
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Fig. 5. Illustration of wave vector exchange in 2DEG.
As opposed to a three-dimensional case, the momentum
conservation law in the above 2DEG system is fulfilled only
for momentum components parallel to the surface being the
plane of the considered transport, or in other words, for the
components perpendicular to the direction of quantization:
k′|| = k||±q|| . (9)
One can define the energy dependent rate 1/τi j(E) of scat-
tering by a given scattering mechanism for transition be-
tween subbands i and j by adding all possible final states k′.
Similarly, the total scattering rate 1/τi(E) associated with
the ith subband is determined by adding transitions into
other subbands including intrasubband transitions (i = j)
and taking into account intervalley transitions by the appli-
cation of the corresponding valley degeneration factors.
Having the scattering rates, the Boltzmann equation may
be solved and electron mobility may be obtained either by
means of a precise full Monte Carlo analysis or within
much simpler relaxation time approximation. We follow
the second approach believing that in terms of the basic
scattering mechanisms it reflects the mobility behavior well
enough to recognize the most significant trends. Thus, we
































Then, the average rth-scattering mechanism limited mobil-








where Ninv denotes the inversion charge density. Finally,
the total effective electron mobility due to considered














and expressed as a function of effective transverse electric
field defined as:










where Z f is the integration range equal to Z f = ∞ for
MOSFET and Z f = ts/2 for the symmetrical DG SOI struc-
ture.
4. Phonon scattering
Due to lattice vibrations, which occur even at 0 K, phonon
scattering is an inherent mechanism limiting electron mo-
bility and is of particular importance at room temper-
ature. This type of scattering is described as collisions
between electrons and the vibrating lattice during which
the lattice energy quantum h¯ωq (a phonon) and quasi-
momentum h¯q transfer occurs. Phonons are believed to
cause local perturbations of the band structure affecting the
electron transport. This effect is conventionally described
within the deformation potential approximation. Because
of relatively small energies of long wavelength acoustic
phonons, electron transitions induced by those phonons are
typically treated as elastic and are believed to be mainly
intravalley processes.
For the z-direction momentum components, the conserva-
tion law is not fulfilled (see Eq. (9)). Instead, the matrix








ξi(z)eiqzzξ j(z)dz . (15)
We stay here within frequently used energy equipartition
and isotropic approximations applying effective deforma-
tion potential Ξe f f value, irrespective of the phonon wave

















ξi(z)2ξ j(z)2dz = Fi j (16)










mdΞ2e f f Fi j , (17)
where ρ is crystal density, u – sound velocity, and θ(E) is
the step function.
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Similarly, deformation potential constants Dr and phonon
energies Er are defined for intervalley transitions of differ-
ent types – g transitions between parallel valleys and f tran-
sitions between perpendicular valleys. The corresponding



















where nr denotes a number of rth type phonons and nv is
the degeneracy factor of the final valleys.
The upper/lower symbols correspond to phonon absorp-
tion/emission. The deformation potentials are still a matter
of investigation and are taken as empirical or fitting pa-
rameters [13, 14]. Here we utilize typical phonon parame-















potential Ξe f f [eV]
Following the theory outlined above, we have determined
phonon limited mobility of electrons for conventional bulk
NMOS transistor and DG SOI transistor, varying the ac-
tive semiconductor layer thickness. The results were then
plotted in Fig. 6 as a function of the effective field.
Fig. 6. Phonon mobility for NMOS (black dots) and DG SOI
transistor for different values of the semiconductor thickness.
One can observe that the obtained phonon-limited mobility
values are generally smaller for DG SOI than for NMOS
except for a particular semiconductor thickness, about 3 nm,
and in the range of lower fields. This tendency in mobility
behavior may be better seen when plotted as a function of
the semiconductor thickness (Fig. 7).
Fig. 7. Phonon-limited mobility of electrons in DG SOI transistor
vs. semiconductor thickness ts for different gate voltage biases
(tox = 3 nm).
Here, it can be seen that the calculated phonon-limited mo-
bility reaches a local maximum at the semiconductor thick-
ness of about 3 nm and for low gate voltages. The max-
imum decreases then gradually with increasing gate volt-
age and finally vanishes, following the general trend. The
phonon-limited mobility decrease for ultrathin SOI rela-
tive to the bulk NMOSFET values results from stronger
spatial confinement of carriers, which is a direct conse-
quence of the semiconductor thickness decrease for the SOI
case. The confinement broadens the electron wave func-
tion spectrum in the direction z allowing for the interaction
with a wider range of phonons, which increases the coeffi-
cient (16). The other observed tendency, i.e. the mobility
increase for ts ≈ 3 nm, is the effect of relative subband con-
figuration/occupation which, for the case of DG SOI, favors
the nonprimed series of lower density-of-states and conduc-
tion masses when decreasing the semiconductor thickness
and/or the gate voltage bias. Thus, the two counteracting
effects determine the resultant phonon-limited electron mo-
bility in ultrathin DG SOI transistor, giving a range of the
semiconductor thickness and the gate voltage values where
some increase of the mobility may be predicted.
5. Coulomb scattering
This type of scattering is associated with the presence of
electrostatic centers affecting the motion of channel carri-
ers. The scatterers are believed to be mainly impurity ions,
interface states, charges in the oxide and the gate material.
43
Jakub Walczak and Bogdan Majkusiak
Scattering potential of Coulomb centers is neutralized to
some extent by free carriers, which modify their spatial
distribution and screen the bare external scattering poten-
tial. Therefore, this screening effect substantially reduces
the scattering strength, particularly in the range of higher
inversion charge concentrations. Another phenomenon in-
herently connected with the electrostatic interaction be-
tween the scatterers and carriers in a MOSFET channel is
the image potential induced due to a sandwich-like struc-
ture of the device consisting of several layers with differ-
ent dielectric constants. Additional effects of Coulomb na-
ture are predicted and investigated when scaling down de-
vice dimensions to the nanometric range, such as remote
charge scattering, and a change of the image model is sug-
gested [16].
Here we concentrate on the image charge effect and briefly
report differences between the image potential influence on
the impurity-ion-limited mobility in conventional MOS and
DG SOI transistors [17].
Conventionally, semi-infinite SiO2-Si layers are assumed
and only one image charge Q′ = (εSi−εox)/(εSi +εox) ·Q of
a scattering center Q is taken into account in the MOSFET
theory, optionally with an image charge due to the finite
width of the space charge layer in the semiconductor [9].
In an ultrathin SOI structure, however, additional inter-
faces are present and the image charge model becomes
more complicated. Let us assume semi-infinite oxide lay-
ers as a first approximation, which corresponds to the
above-mentioned conventional MOS case. Due to the other
Si-SiO2 interface, the total image potential φ induced by
an impurity ion Q present in the channel at coordinates
(r0, z0) may be developed into an infinite series:







































where ε˜ = (εSi − εox)/(εSi + εox), which can be illustrated
by the series of induced image charges shown in Fig. 8.
As can be seen, one could expect the scattering image po-
tential to be higher for the case of a SOI device than for
a conventional MOSFET. The situation becomes however
more complex if the device is a truly ultrathin DG SOI
device, i.e. if the oxide layers are of ultrathin range. Then
oxide layers with the thickness comparable to that of the
Fig. 8. Image charges seen in SOI device with tox = ∞.
semiconductor layer, or even thinner, must be taken into
account, as well as the gate material influence. We uti-
lize the following solution for the image potential in the
Metal-SiO2-Si system (Fig. 9) [18]:
















Fig. 9. Image charge affecting the potential felt in Si (Me-SiO2-Si
system).
Then we perform the superposition of the solutions (19)
and (20) in order to obtain the image-charge distribution
in the Me-SiO2-Si-SiO2-Me system, as shown in Fig. 10.
Now, both metallic gates affect the resultant image poten-
tial, inducing image charge of opposite sign, and thus re-
ducing the total scattering potential.
Next, we derive Coulomb scattering rates and the elec-
tron mobility limited by impurity ions (of assumed con-
centration of NA = 1017 cm−3) located in the channel area,
employing the model [4] and including the screening ef-
fect, which is also affected by the modified image-charge
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Fig. 10. Image charge affecting the potential felt in Si (Me-SiO2-
Si-SiO2-Me system).
distribution. The calculated mobilities are plotted versus
effective transverse electric field for DG SOI with various
values of semiconductor thickness (from 15 nm to 2 nm)
and for NMOSFET (Fig. 11), as well as for various gate
oxides (Fig. 12). As can easily be seen, the obtained mo-
bilities are much higher for ultrathin DG SOI devices than
for the NMOSFET. As already mentioned, this is the con-
sequence of energy level configuration in DG SOI, which
favors electron occupation of the non-primed E0 subband
when thinning the semiconductor layer and/or decreasing
the gate bias. Moreover, the surface density of impurity
ions is reduced in thinner semiconductor layers. How-
ever, no interface states have been included here, which
may change the overall picture due to doubled interface
influence.
Fig. 11. Coulomb electron mobility for the DG SOI and
NMOSFET transistors.
Figure 12 shows the mobility with the gate oxide as a pa-
rameter and it presents a comparison of different image
charge models in the case of a NMOS transistor and
a DG SOI transistor with the silicon layer thickness equal
to 2 nm. The “conv.” points (black dots) correspond to
the conventional model of “one real – one image” charge,
typically employed in MOSFETs, while the curve “∞”
(for DG SOI only) corresponds to the infinite thickness
of both oxide layers, as shown in Fig. 8. The curves for
different oxide layers were obtained including the influ-
ence of a metallic gate on the image potential. The image
Fig. 12. Coulomb electron mobility for different tox.
charge reduces the scattering potential introduced by an
impurity ion, but it also affects the inversion charge, and
thus reduces the screening effect controlled by the inver-
sion charge. Considering the screening, the image charge
induced in the gate material replaces the inversion charge.
Therefore, only a slight increase of the Coulomb mobility
relative to the conventional model is noticeable for oxides
below about 3 nm and mainly in the range of lower fields,
since for higher fields the inversion charge of high concen-
tration dominates as a screening factor. Here the model
taking into account the specificity of the DG SOI structure
gives results similar to those obtained with the conventional
MOSFET-dedicated model.
6. Interface roughness scattering
Since carrier transport in MOS/SOI devices takes place in
the near-surface layer of the semiconductor at the border
with the dielectric layer, surely all irregularities of this in-
terface, called surface roughness, must contribute to scat-
tering, thus limiting the effective carrier mobility. This
scattering mechanism is believed to dominate in the range
of higher fields, where the electrons are forced towards the
surface.
Statistical parameters of the Si-SiO2 interface, which de-
termine its scattering properties, are typically described
by the autocovariance function C(r) = 〈∆(r′)∆(r′− r)〉 and
the corresponding spectrum S(q||) = |∆(q||)|2 of the func-
tion ∆(x,y) (usually unknown) of local deviations from the
ideally smooth interface. The form of the auto-covariance
function is still a matter of investigation, and usually
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Gaussian or exponential forms are employed with some
modifications [19, 20]. Here we assume the exponential
one:















In each case the key parameters are ∆ – the rms value of
the deviations and λ – the correlation length.
The spatial deviations of the interface result in deviations
of the potential experienced by electrons in the channel.
The corresponding spatial shift of the potential energy:
∆V (z) = V ′(z)−V (z) (23)




∂ z . (24)
Fig. 13. Illustration of local deviation of the Si-SiO2 interface
from the ideal plane.
Therefore, taking into account this “geometrical” effect
only, the matrix element is expressed in terms of the trans-
verse electric field E(z):
Mi j = e
∫
ξi(z)∆(r)E(z)ξ j(z)d z . (25)
Assuming that only the lowest subband is occupied (as in
the low-temperature regime), one obtains a direct depen-
dence of the matrix element on the effective field:
M00 = e∆(r)Ee f f (26)
which is a commonly employed approximation when mod-
eling the surface roughness mobility.
It has been reported, however, that in the case of ultrathin
SOI devices the approximation (24)-(25) cannot be further
employed and the perturbation potential should be rather
derived based on the definition (23) [21]. On the other
hand, a still more complex description of surface roughness
scattering includes additional effects due to electron distri-
bution shift and extra electric field due to the deformed in-
terface, as well as the image-charge modification [4]. This





































and K1, K0 are the modified Bessel functions.


























(1− cosβ ) . (29)
In this work we compare the three models mentioned
above employing them in the case of an ultrathin DG SOI
transistor. We denote them as: Model 1, corresponding to
the simplified form (25) of the matrix element, Model 2,
corresponding to the matrix element derived using defini-
tion (23), and Model 3, which not only employs the matrix
element according to Model 2 but also includes additional
Fig. 14. Surface roughness mobility – Model 1.
effects (expressions (27)-(28)). In all these cases screening
by inversion electrons is included. The interface parame-
ters employed are ∆ = 0.2 nm and λ = 1.3 nm. The results
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are shown as surface roughness mobility plotted vs. effec-
tive field for various semiconductor thicknesses of DG SOI.
The results corresponding to a NMOS transistor serve as
a reference. Figure 14 shows the mobility obtained using
Model 1. As can be seen, the calculated dependencies for
the DG SOI transistor follow approximately the (Ee f f )−2
slope, as is typically recognized for MOSFETs. However,
when analyzing these results in terms of the active semi-
conductor layer thickness, the observed tendency is some-
what surprising and doubtful. Here, the mobilities increase
with the thinning of the semiconductor layer in DG SOI.
Fig. 15. Surface roughness mobility – Model 2.
Fig. 16. Surface roughness mobility – Model 3.
Moreover, they exceed the mobility of the NMOS, even in
the range of the thinnest layers (2–3 nm). One may intu-
itionally expect the SOI devices to exhibit a quite opposite
trend, since the second SiO2-Si interface is also rough and
surely contributes to the scattering. Additionally, a given
roughness height ∆ becomes of higher importance when
decreasing the semiconductor thickness, particularly in the
ultrathin range. Better results, in this regard, are obtained
with a more precise Model 2 (Fig. 15), since all the DG SOI
points lie below the NMOS curve. However, still no un-
equivocal and strong enough trend is observed in terms of
the semiconductor thickness. Model 3, being of the high-
est complexity, “improves” the picture accordingly to our
expectations – the calculated surface roughness mobility
strongly decreases with the semiconductor layer thickness
decrease (Fig. 16).
7. Conclusions
Having derived the mobility components, we compose, ac-
cording to (13), the effective electron mobility for the sym-
metrical DG SOI and NMOS transistors and plot it vs. the
effective field (Fig. 17) and as a function of the semicon-
ductor thickness (Fig. 18).
Fig. 17. Effective electron mobility versus transverse effective
field.
The effective mobility is mainly determined by the phonon
scattering at room temperatures, and it is additionally sup-
pressed by the Coulomb scattering in the range of lower
fields and by the interface roughness scattering in the range
of higher transverse fields.
The phonon scattering is generally more intense in ultra-
thin DG SOI structures than in the conventional bulk MOS
transistor and its impact increases with the thinning of the
active semiconductor layer due to stronger spatial confine-
ment of electrons in narrowed potential bounds.
However, another effect affecting transport properties of
electrons may be observed in ultrathin symmetrical DG SOI
devices oriented in the (100) plane. The energy separa-
tion between the primed and nonprimed eigenstates series
increases when the semiconductor layer becomes thinner
and/or the gate bias is relaxed, thus favoring the occu-
pation of the lower nonprimed series (the lowest energy
level E0 subband, to be precise) of lower electron mass
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Fig. 18. Effective electron mobility in DG SOI transistor versus
semiconductor layer thickness.
in the transport direction. This is illustrated in Fig. 19,
where it can be seen that in the ultrathin range of the
semiconductor thickness the combined population of the
subbands E0 and E1 relative to the total inversion charge,
reaches nearly 100%. Because of the two counteracting
effects mentioned above, a certain increase of the phonon
mobility may be expected to occur in the ultrathin range
(here, according to our calculations, for the semiconductor
thickness of about 3 nm), which has also been reported by
other researchers [6, 8].
Fig. 19. Relative fraction of electrons in subbands E0, E1 (the
nonprimed series) in the total inversion charge for DG SOI versus
semiconductor thickness (tox = 3 nm).
The discussed “transport-facilitating” effect of the subband
configuration plays an important role also in the case of
Coulomb scattering, which suppresses the mobility more
strongly in the conventional bulk MOSFET than in the
DG SOI transistor, as analyzed here for the impurity-ion
scattering. On the other hand, ultrathin DG SOI devices
suffer much more from the interface roughness scattering
than bulk MOSFETs due to the presence of another inter-
face. This effect increases strongly when the semiconductor
thickness is scaled down.
In this work we obtained results suggesting a possible in-
crease of electron mobility in the symmetrical DG SOI
transistor for the range of semiconductor layer thickness
of about 3 nm. This effect is justified by theoretical postu-
lates.
Furthermore, we have shown that conventional MOSFET
dedicated models, particularly simplified ones, need to be
reconsidered when applied to ultrathin SOI devices, al-
though the modeling results may not be very sensitive to
the model employed (as here in the case of image charge
models), or, on the contrary, very sensitive (as for the in-
terface roughness modeling).
Therefore, due to structural specificity, which allows for
the semiconductor layer thickness variation and the corre-
sponding change of the quantum structure across the chan-
nel area, ultrathin SOI and in particular DG SOI devices
may be very efficient tools enabling verification of the car-
rier scattering theory.
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Abstract — Mechanisms of the charge transfer, the charge
trapping, and the generation of positive charge during the
high-field electron injection into buried oxide of silicon-on-
insulator structures fabricated by different technologies are
analyzed based on the data obtained from current-voltage, in-
jection current-time, and capacitance-voltage characteristics
together with SIMS data. Electron injection both from the
Si film and the Si substrate is considered. The possibility of
using the trap-assisted electron tunneling mechanisms to ex-
plain the high-field charge transfer through the buried oxides
of UNIBOND and SIMOX SOI materials is considered. It is
shown that considerable positive charge is accumulated near
the buried oxide/substrate interface independently from the
direction of the injection (from the film or from the silicon
substrate) for UNIBOND and SIMOX SOI structures. Ther-
mal stability of the charge trapped in the buried oxides is
studied at temperatures ranging from 20 to 400◦C. The the-
ory is compared with the experimental data to find out the
mechanisms of the generation of positive charge in UNIBOND
and SIMOX buried oxides.
Keywords — Fowler-Nordheim current, trap-assisted tunneling,
silicon-on-insulator, buried oxide, SIMOX, UNIBOND, anode
hole injection, band-to-band impact ionization.
1. Introduction
Silicon-on-insulator (SOI) structures are intensively intro-
duced in large-scale fabrication of reliable integrated cir-
cuits and devices. The reliability and stability of such de-
vices strongly depend upon the quality of the buried oxide
(BOX) layer and its interfaces. This is especially impor-
tant for such an attractive application of SOI as high-power
devices, where the processes of charge injection into the
BOX play a key role in the stability of operation. It is
known [1] that the electrical and structural properties of
the buried oxide silicon interfaces in SIMOX SOI struc-
tures are worse when compared to those of the gate ox-
ide/silicon ones. This, in turn, results in increased charge
trapping in the BOX and its degradation during SOI device
operation, especially at high voltages. Such behavior often
limits promising prospective applications of SOI structures,
especially for high-voltage and high-temperature devices.
Thus in the present work we study the nature of electrical
conductance, charge trapping and positive charge genera-
tion processes in the BOX of SOI substrates made using
the two most advanced technologies, namely UNIBONDr
and SIMOX. Possible mechanisms of charge injection and
positive charge build-up into the BOX of the SIMOX and
experimental UNIBOND SOI wafers during high-field elec-
tron injection are discussed.
2. Experimental
The experimental UNIBOND SOI structures were fabri-
cated by CEA-LETI using the Smart Cutr process [2].
UNIBOND structures were made on p-type silicon sub-
strates with the doping level of 6.5 ·1013 cm−3. The thick-
ness of buried oxide and silicon film was 400 and 200 nm,
respectively.
The SIMOX SOI structures were formed on p-type Si with
the doping of 8 · 1014 cm−3 by means of a single implan-
tation process with the oxygen dose of 1.8 · 1018 O+/cm2,
beam energy of 200 keV at 600◦C. In the following these
SOI structures will be denoted simply as SIMOX ones.
Post implantation annealing was performed at 1320◦C
in an Ar+2%O2 ambient for 6 hours. The thickness of
the BOX and the silicon film was 360 and 200 nm, respec-
tively.
For the purposes of electrical investigation SOI capacitors
were formed by mesa isolation. The investigated Al-Si-
SiO2-Si mesa capacitors had variable areas, ranging from
0.95 to 2.75 ·10−3 cm2.
Electrical injection into the BOX was performed using
constant voltage stress at electric fields in the range
of 3–7 MV/cm. Both positive and negative stress voltages
were applied to the silicon film, so that electrons were in-
jected from the silicon substrate and the silicon film, re-
spectively. During such injection current vs. time (I-t)
measurements were performed. Other electrical characteri-
zation has been carried out by means of high-field current-
voltage (I-V) and high-frequency (1 MHz) capacitance-
voltage (C-V) techniques.
3. Results and discussion
3.1. High-field electron injection
As seen in Fig. 1a, both experimental UNIBOND and
SIMOX SOI structures exhibit asymmetry in high-field con-
duction, which indicates different quality of the BOX/film
and the BOX/substrate interfaces. Indeed, in a lot of stud-
ies devoted to the investigation of the material quality and
defects in SIMOX structures it was shown that the BOX
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contains a great number of silicon inclusions [3], crys-
talline coesite phase of SiO2 [4, 5], as well as dangling [6]
and strained [7] bonds, all located predominantly near the
BOX/substrate interface. The presence of these defects may
result in worse electrical properties of this interface com-
pared to those of the BOX/film interface. In the case of the
experimental UNIBOND structure the bonding of the initial
wafers occurs at the bottom BOX interface [2] (i.e. at the
BOX/substrate interface). It is thus natural to suggest that
its electrical properties are somewhat worse than those of
the top BOX interface. In fact, as seen in Fig. 1a, the
threshold voltage of high-field electron injection from the
substrate is much lower than that from the film for both ex-
perimental UNIBOND and SIMOX structures, attesting to
the inferior electrical quality of the BOX/substrate interface
in both structures.
Fig. 1. Current-voltage characteristics of the experimental UNI-
BOND and SIMOX SOI structures: (a) standard coordinates;
(b) Fowler-Nordheim plot. Theoretical curves describing the tun-
neling current in the BOX of the experimental UNIBOND struc-
ture calculated according to the Fowler-Nordheim [9] and Wein-
berg [10] models are also presented.
Fig. 2. SIMS investigations of UNIBOND (a) and SIMOX (b)
SOI structures.
Indeed, SIMS measurements of atom distribution in the
BOX, presented in Fig. 2, indicate the presence of non-
stoichiometric composition near the BOX/silicon substrate
interface for both experimental UNIBOND and SIMOX
structures. It should be noted that in the case of SIMOX
structures, considerable increase of Si atom concentration
is observed at a distance of more than 100 nm from the
BOX/silicon substrate interface (Fig. 2b). Such increase
of Si concentration can be associated with silicon inclu-
sions, observed in BOX of similar SIMOX material [3]
near the BOX/substrate interface. The nature of such in-
clusions in the BOX has been proposed in the paper by
Afanas’ev et al. [8]. In the case of experimental UNI-
BOND SOI structures, detectable decrease of oxygen atom
concentration in the BOX at the distance of 50 nm from the
BOX/substrate interface has been found. Since this inter-
face is the bonded one we can suggest that the decrease of
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oxygen concentration in this region could be associated with
oxygen outdiffusion into the bonded interface. Additionally,
it should be noted that the observed non-stoichiometry of
the BOX near the BOX/Si substrate interface in the case of
UNIBOND material is considerably lower than that of the
SIMOX material.
The high-field electric conduction curves of both UNI-
BOND and SIMOX structures are almost linear in the
Fowler-Nordheim (FN) coordinates (Fig. 1b). This attests
that the dominant conduction mechanism in both cases is
electron tunneling from cathode to the BOX through a trian-
gular potential barrier. This assumption is also supported
by a weak temperature dependence of high-field conduc-
tivity.
By the classical FN theory the current density, JFN , can be
written as [9]:







where C = e
3m0
8pi hm∗Φ and β = 4
√
2m∗
3e h¯ . Ec is the electric field
in the BOX near the cathode, Φ is the potential barrier
height, m0 is the mass of free electron in vacuum, m
∗ is
the effective electron mass in SiO2 band gap (m
∗ = 0.5m0),
other values have their usual meaning.
Thus the application of the simple FN analysis to the I-V
characteristics allows the determination of the effective po-
tential barrier heights for electron emission from the silicon
film and the silicon substrate into the BOX. The obtained
values of the effective barrier heights (ΦFN) and the thresh-
old electric field of high-field electron injection (Eth) for
both interfaces of the experimental UNIBOND and SIMOX
materials are summarized in Table 1.
Table 1
Effective barrier heights (ΦFN), calculated by using FN
analysis, and threshold electric fields (Eth) of high-field
electron injection into the BOX from the silicon film and








UNIBOND Film 2.4 5.8
Substrate 2.3 4.8
SIMOX Film 1.3 4.7
Substrate 1.2 3.3
Gate oxides Si substrate [9] 2.9 6.0
Si substrate [11] 3.1 6.0
In both cases (SIMOX and experimental UNIBOND struc-
tures) the effective barrier heights for the BOX/film inter-
face (about 1.3 and 2.4 eV, respectively) are higher than
those for the BOX/Si substrate interface (about 1.2 and
2.3 eV, respectively) indicating worse electrical properties
of the BOX/substrate interface for both materials. How-
ever, for the experimental UNIBOND SOI structures the
effective potential barrier heights are considerably higher
than those observed in SIMOX, and slightly below the typ-
ical values obtained for gate oxides (2.9–3.1 eV) [11, 12].
Moreover, the threshold electric field of high-field electron
injection from the Si film into the BOX of the experimen-
tal UNIBOND material is just the same as for good ther-
mal oxide (see Table 1). Thus, the electrical properties of
the Si film/BOX interface in the experimental UNIBOND
structure are just similar to those of the gate oxide/silicon
interface.
Reduced values of the potential barrier heights determined
by the FN analysis of the I-V characteristics of both the ex-
perimental UNIBOND and SIMOX structures indicate that
the mechanism of charge transfer through the BOX differs
in some way from the ordinary FN mechanism. The ob-
served decrease of the effective potential barrier heights for
high-field electron injection from Si into the BOX for the
studied SOI structures should be interpreted as an increase
of the probability of electrons tunneling from Si into the
BOX as compared with that of electrons tunneling from
Si into gate oxide for metal-thermal oxide-silicon (MOS)
structures. In order to explain such effects in [13] a model,
considering the appearance of interfacial asperities, has
been developed. However, for the experimental UNIBOND
structures this approach is physically unjustified, especially
for the Si film/BOX interface, and for the SIMOX structures
the use of this approach gives unreasonable large values of
asperity separation [14].
We suggest that an increase of the probability of electron
tunneling through the potential barrier in the case of the
SOI BOX can be connected to the trap-assisted tunnel-
ing (TAT) mechanism [15].
TAT model employment. In the case of the TAT mech-
anism the slope of the high-field I-V characteristic (and
therefore the threshold electric field), presented in FN
coordinates, is linked to the energetic position of a trap
in the oxide band gap φt , while its intercept is connected
both with the energetic position and the trap concentra-
tion Nt . Therefore, we can numerically fit TAT current to
our experimental data, which allows us to extract trap pa-
rameters.
Direct employment of the TAT model yields unreliable val-
ues of trap concentrations in the experimental UNIBOND,
as well as SIMOX, structures for injection at both inter-
faces.
Due to a high quality of the silicon film/BOX interface it
is necessary in the case of the experimental UNIBOND
material to take into account the possibility of direct FN
tunneling of electrons from the silicon film into the BOX
simultaneously with the trap-assisted tunneling. Indeed,
Fig. 1a demonstrates that the experimental I-V characteris-
tics of the electron injection from the silicon film into the
BOX of the experimental UNIBOND structure are close
enough to the classical FN curve calculated according
to (1). Equation (1) was, however, initially derived [9]
for the case of electrons tunneling from a metal into vac-
uum, and is based on the Sommerfeld model of metal. In
this model the free electrons are assumed to form a three-
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dimensional Fermi gas. In our case of tunneling from semi-
conductor into the BOX at high fields, however, very strong
band banding at the Si-SiO2 interface is observed, there-
fore we have a large density of electrons which are confined
to a narrow layer at this interface. Such layers have been
studied extensively and have been characterized by a two-
dimensional model with quantized levels or subbands [16].
Weinberg showed [10] that the tunneling current from the



























where θ = 0.626 is the fraction of carriers in this subband,
E0 = 0.209 eV is the energy of this subband relatively to the
edge of semiconductor conduction band at the interfaces.
One can see from Fig. 1a that this current is much closer to
the experimental current of electrons injected from Si film
into the BOX of UNIBOND structure than the classical FN
one and its subtraction from the experimental data yields
a significantly different curve. If the TAT model is fit to
the result of this subtraction, one obtains a reasonable esti-
mation of trap parameters in the BOX of the experimental
UNIBOND structures in the vicinity of the Si film/BOX
interface: φt = 1.48 eV, Nt = 4.38 ·1015 cm−3.
For the injection from the Si substrate into the BOX of the
experimental UNIBOND material we obtain good approx-
imation φt = 0.82 eV, Nt = 2.78 · 1018 cm−3 by assuming
a 0.5 eV lowering of the potential barrier at the Si sub-
strate/BOX interface due to worse quality of this interface
(see the discussion of the SIMS results). Thus we obtained
a lower trap concentration in the vicinity of the BOX/silicon
film interface than in the vicinity of the BOX/substrate in-
terface, which is physically justified.
As seen in Fig. 1b, the high-field I-V characteristics of
SIMOX structures differ significantly from straight lines
when plotted in FN coordinates. It should be noted, how-
ever, that it is possible to split them into two straight-line
sections (Fig. 3). Thus, we suppose that there are two stages
in the process of electron injection into the BOX of SIMOX
structure, each with different potential barriers. Indeed,
classical FN estimations of the effective barrier heights for
these sections (Table 2) show that they decrease with the
injection time. This indicates that the barriers are dynami-
cally changing during the injection process. Therefore, we
suggest the following model. As it is showed below, a sig-
nificant positive charge is rapidly created in the BOX of
a SIMOX structure exposed to high-voltage stress. More-
over, its centroid moves during the injection towards the
Si substrate/BOX interface. This charge affects the electric
field in the BOX, and the total field differs considerably
from the external one. To employ the TAT model properly
we have to use just this total field in the BOX in tunneling
region.
As the centroid moves toward the substrate/BOX interface
during the injection, the shape of the barrier changes [17].
Fig. 3. TAT modeling of high-field injection current into the
BOX of SIMOX SOI structure in FN axes.
As a consequence, the tunneling probability changes too,
which may cause a distortion of I-V characteristics of
SIMOX structures. To estimate trap parameters we fit the
first straight (steep) section of the I-V characteristics plotted
in FN coordinates, while taking into account the presence
of positive charge in the BOX with a fixed centroid. The
obtained results are presented in Table 2. The values of
Table 2
Effective barrier heights (ΦFN) for two different sections
of high-field I-V characteristics of SIMOX structures and










Substrate Steep 1.4 1.9 1.6 ·1016
Flat 1.1
Film Steep 1.6 1.9 1.4 ·1014
Flat 1.0
trap concentrations are close enough to those of the experi-
mental UNIBOND structure, which does not correlate with
other information about the quality of SIMOX BOX. This
shows that it is necessary to carry out a more comprehen-
sive analysis of charge injection into such a complicated
structure.
3.2. Charge build-up
It is well established that high-field electron injection into
thermal oxide [18], BOX of SIMOX [13] and wafer bond-
ing (WB) SOI structures [19] results in electron and hole
trapping in these oxides.
High-frequency (HF) C-V measurements along with
I-t measurements were used to study the charge trapping
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in the buried oxides under high-field electron injection.
The C-V technique is more useful in the case of SOI capac-
itors in comparison with MOS ones, because it allows to
obtain more comprehensive information about the charge
in the BOX and its changing during the injection due to
the possibility of electrical potential control at both inter-
faces of BOX. Therefore, it is easy to determine the net
accumulated charge in the BOX and its centroid [20].
Figures 4a and 5a present the C-V characteristics obtained
from the experimental UNIBOND and SIMOX SOI struc-
tures before and after electron injection into the BOX from
the Si film with injection times up to 2 ·104 s. Similar C-V
characteristics are also observed in the case of injection
from the Si substrate.
Fig. 4. (a) Capacitance-voltage characteristics of the UNIBOND
SOI structure with the electron injection time as a parameter;
(b) charge accumulated in the BOX as a function of electron in-
jection time.
The difference in the shape of the C-V plots obtained from
the investigated experimental UNIBOND and SIMOX SOI
capacitors arises from the difference dopant types of the
Si film: n-type in the case of UNIBOND structures and
p-type in the case of SIMOX ones. In spite of the different
shape, in both cases the C-V plots exhibit two well-defined
regions with varying capacitance related to the changing of
the electrical potential at the BOX/substrate interface (neg-
ative voltages – left part of the plots) and at the BOX/film
interface (positive voltages).
Fig. 5. (a) Capacitance-voltage characteristics of the SIMOX
SOI structure with the electron injection time as a parameter;
(b) charge accumulated in the BOX as a function of electron in-
jection time.
The C-V characteristics allow the determination of the
average doping concentration in Si film both for the
experimental UNIBOND and SIMOX SOI structures
(Nd = 2.7 ·1016 cm−3 and Na = 2.4 ·1016 cm−3, respec-
tively). Additionally, it is possible to find the flat-
band and mid-gap voltages for the BOX/substrate and
the BOX/film interface. The peculiarities of the calcula-
tions needed to determine the above mentioned param-
eters for the n-Si film/BOX/p-Si substrate and the p-Si
film/BOX/p-Si substrate SOI structures have been presented
elsewhere [20, 21].
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Table 3












UNIBOND Film 2.6 12.0 3.0 400
Substrate 4.0 4.3 1.7
SIMOX Film 24.0 28.0 67.0 > 400
Substrate 9.6 7.4 7.1
Gate oxides Si substrate [22] 78.0 0.25 2.0 150–400
Si substrate [17] 0.17 5.8 0.09
It is worth mentioning that the value of the initial posi-
tive charge in the BOX (determined from the difference in
the flat-band voltages of the BOX/Si film and the BOX/Si
substrate interfaces) was about the same for both the ex-
perimental UNIBOND and the SIMOX SOI capacitors and
was not higher than 1 ·1012 cm−2. This positive charge was
initially located mainly near the BOX/silicon film interface.
Figures 4a and 5a demonstrate a rather different behavior of
the experimental UNIBOND and the SIMOX structures un-
der high-field electron injection, but, as it is described later,
both materials are similar in the main trends of the charge
build-up. From the C-V characteristics of SOI capacitors
the accumulated charge in the BOX during high-field elec-
tron injection was calculated using the technique described
in [24]. The charge accumulated in the BOX of experi-
mental UNIBOND and SIMOX SOI structures during the
electron injection from the Si film, is shown as a function
of the injection time in Figs. 4b and 5b, respectively.
In the case of the experimental UNIBOND structure only
a decrease of the positive charge at the BOX/film interface
due to the trapping of negative charge is observed during
first minutes of injection (Fig. 4). Then, some positive
charge begins to build up near the BOX/substrate interface.
Thus the dynamic characteristics of the charge accumula-
tion in such structures can be divided into two regions,
one of which is related to negative charge trapping near
the film and the other to positive charge accumulation near
the interface with the substrate (see Fig. 4b). It should be
noted that for the experimental UNIBOND structures pos-
itive charge accumulation occurs predominantly near the
BOX/substrate interface during the electron injection from
both the film and the substrate. The concentration of this
positive charge in the UNIBOND structures at the electric
field of 6.25 MV/cm is near 3 · 10 cm−2 for the injection
from the film and about 4 ·1011 cm−2 for the injection from
the substrate (Table 3).
In the case of SIMOX structures the C-V plots after stress
indicate shifts mainly due to the build-up of positive charge
which is localized predominantly near the BOX/substrate
interface (see Fig. 5a). After 2 seconds of electron injec-
tion from the Si film the value of positive charge at the
BOX/substrate interface is about 2.2 ·1012cm−2 in contrast
to about 2 ·1011cm−2 at the BOX/silicon film one. More-
over, from Fig. 5b it is clearly seen, that most of the positive
charge is created very quickly, during the first seconds, in
strong contrast to the experimental UNIBOND material.
It should also be pointed out that positive charge accumu-
lates in the BOX predominantly near the interface with the
substrate during electron injection from both the Si film
and the Si substrate, just as in experimental UNIBOND
structures. This indicates that this interface is more imper-
fect than the BOX/silicon film one for both SOI materials.
Then, at the later stages of the injection, the positive charge
accumulation in the BOX is also accompanied by the trap-
ping of the negative charge near the film interface, or a shift
of the positive charge from the film to the substrate interface
(see Fig. 5b). This may be seen in the C-V plots as a small
negative shift of the part related to the BOX/film inter-
face. The first phenomenon is probably dominant because
the I-t characteristics, presented in Fig. 6, show consid-
Fig. 6. Current relaxation during the injection of electrons from
the film into the SIMOX BOX with the injection field as a pa-
rameter.
erable current decrease during the electron injection from
the Si film into the BOX. Thus, the positive charge gener-
ation and negative charge trapping occur at the same time
during the electron injection in the BOX of SIMOX SOI
structure, and in this case the concept of centroid charge
does not work. However, since these processes occur at
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different BOX interfaces they can be studied independently
using the BOX/substrate and the BOX/film parts of the C-V
characteristics.
In the case of low trapping, electron capture and posi-




1− exp[−σi Qin j(t)]
}
, (3)
where Q∞acc is the maximum concentration of accumulated
charge determined from the C-V curves shifts, σi is the
effective cross section of the process, Qin j(t) is the number
of injected electrons and can be calculated by the current
integration of I-t characteristics registered during electron
injection.
From the Qacc vs. Qin j characteristics it is possible to de-
termine independently both the maximum concentration of
trapped or generated charge and the process cross section.
The value of the maximum concentration is determined
from the saturation level of these characteristics. Once the
maximum concentration is known, one can calculate the
cross section from the slope of the initial part of such a de-
pendence in a following manner:






= Q∞acc σi , (4)
where η is the efficiency of charge accumulation.
Since electron trapping occurs mainly near the BOX/film
interface, electron trap parameters estimated from
the Q f ilmacc = f (Qin j) dependence were approximately
the same for both the experimental UNIBOND and
the SIMOX structures (Q∞acc,el ∼ (4−6) ·1011cm−2 and
σe ∼ (2−4) ·1015cm2). Electron traps with similar cross
sections (∼ (2− 4) · 1015cm2) were found in the gate ox-
ide subjected to different types of radiation [24] and in the
BOX of vacuum ultraviolet irradiated UNIBOND and triple
implanted SIMOX SOI structures [25]. Traps with simi-
lar cross-sections have not been observed in virgin BOX,
when silicon film was removed before metal electrode de-
position. In our case, we may be possibly dealing with
negative charge traps generated during metal gate deposi-
tion performed in the laboratory. This process may have
resulted in a rather high concentration of electron traps at
the top BOX interface. We think, therefore, that these traps
are not related to the nature of the buried oxide of the
experimental UNIBOND and SIMOX SOI structures.
The parameters of positive charge creation in the BOX of
experimental UNIBOND and SIMOX structures for elec-
tron injection both from the film and from the substrate
obtained using the Qacc = f (Qin j) dependence are sum-
marized in Table 3. It can be seen that the efficiency of
positive charge creation in the BOX of the SIMOX ma-
terial is higher than in the UNIBOND structures, which
further confirms that the quality of SIMOX buried oxides
is worse. Moreover, it should be pointed out that the maxi-
mum concentration of the injection-induced positive charge
in the SIMOX BOX is higher than in UNIBOND ones by
an order of magnitude, which is consistent with the above
conclusion, too.
Thermal annealing of generated positive charge. Re-
moval of the generated positive charge in the BOX of ex-
perimental UNIBOND and SIMOX SOI structures by ther-
mal heating was studied by annealing the samples both in
isochronal and isothermal modes [26]. After each annealing
step, the sample was cooled rapidly in order to record the
room-temperature C-V characteristics from which the mid-
gap voltage shifts were determined. The anneal-induced
removal of the generated positive charge for different sam-
ples is depicted in Fig. 7 as a function of the annealing
temperature.
Fig. 7. Annealing of the injection-induced positive charge in the
BOX of UNIBOND and SIMOX SOI structures.
From Fig. 7 it is obvious that the positive charge created
during the electron injection into the experimental UNI-
BOND BOX has been almost completely removed after
a 15 min. anneal at temperatures up to 400◦C. The positive
charge generated in a thermal gate oxide is also completely
removed when the temperatures of annealing range from
150 to 400◦C. In the case of the SIMOX BOX no more
than 30% of the total accumulated charge is removed even
if the annealing temperature is as high as 400◦C. Further-
more, the positive charge generated in the SIMOX BOX
at higher electric field is more thermally stable than that
generated at lower field.
High thermal stability of positively charged defects created
during the electron injection in the SIMOX BOX indicates
a more complicated structure of these defects in comparison
with that in the thermal gate oxide and in the experimental
UNIBOND BOX. Additionally, increased thermal stability
of the positive charge generated in the SIMOX BOX at high
electric fields suggests the creation of more complicated
defects in the BOX than those at lower fields. Thus, it is
reasonable to assume that the generation of positive charge
during high-field electron injection into the SIMOX BOX
occurs simultaneously with the creation of new defects from
the precursor sites.
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Mechanisms of positive charge generation. First of all,
it should be noted that for experimental UNIBOND and
SIMOX materials electron injection both from the film and
the substrate leads to positive charge generation in the BOX
always near the BOX/substrate interface. The obtained re-
sults can testify to the absence of trap creation mecha-
nism [27], because in that case the positive charge has to
be created always near the anode, independently of the di-
rection of electron injection.
As it can be seen from Table 3, for the experimental UNI-
BOND SOI material the maximum concentration of the
generated positive charge is approximately equal and even
a little higher for electron injection from the substrate than
from the film. In this case it is possible to suggest that
anode hole injection (AHI) [28] or band-to-band impact
ionization (BTBI) [29, 30] mechanisms exist in the experi-
mental UNIBOND SOI structure at high electric fields. De-
tailed overview of positive charge generation mechanisms
in the BOX of SOI structures is presented in [14].
Since there was no analytic expression for the hole-
generation probability in the case of anode hole injection
mechanism in the paper by DiMaria et al. [28], we nu-
merically approximated the data presented in Fig. 6 of this






where α0AHI = 1.58 · 10−8 and EAHIth = 1.1 MV/cm, which
coincides with the threshold of the exponential field depen-
dence in Fishetti’s paper [17].
Holes injected from the anode are swept across the whole
oxide film for both directions of FN electron injection.
Therefore, regardless of the polarity of electron injection
into the oxide and hole trap localization in the oxide, no
asymmetry is expected for the AHI mechanism. Thus, in
this case Pneg/Ppos ≈ 1. Some asymmetry may arise from
the variation in the efficiency of hole injection for various
contacts.
The existence of AHI in thick oxides has been reported
in some papers [17, 28]. AHI modeling, performed by
DiMaria et al. [28], predicts a sufficiently strong depen-
dence of the probability of hole generation (see Eq. (5)).
Therefore, the observed increase of the maximum concen-
tration of the generated positive charge, Q∞acc,holes, with the
growth of the electric field may be associated with an in-
crease of the hole-generation probability and a decrease of
the recombination cross-section for electrons, σr ∼ E−3.
In the case of the BTBI mechanism, the hole-generation
probability has been shown to be strongly dependent on
the electric field [29]. Moreover, this dependence is con-
siderably different from that for anode hole injection:





where α0BT BI(E) = 3.6 (for thick oxide, d = 400 nm),
and EBT BIth is the threshold electric field for the BTBI
(EBT BIth = 6.4 MV/cm).
Since BTBI holes are created in the bulk of thick oxides, in
the case of asymmetric hole-trap distribution the asymme-
try in hole trapping will also be observed during electron in-
jection with different FN electric field polarity. In the case
of the UNIBOND structures, for example, where a non-
uniform distribution of hole traps with a maximum near the
BOX/silicon substrate interface is observed, Pneg/Ppos << 1
for the BTBI mechanism. Usually, in thick oxides the pro-
cesses of the BTBI occur simultaneously with the AHI [22].
Experimental results and theoretical curves describing AHI
and BTBI as functions of the average electric field in
the BOX are shown in Fig. 8. The theoretical curves
for AHI and BTBI are extracted from the papers of
DiMaria et al. [28] and Arnold et al. [29], respectively.
The efficiency of positive charge generation, η , was ob-
tained directly from the experimental Qacc = f (Q)in j char-
acteristics. The generation cross section, σ +, was calcu-
lated from Eq. (4) and the known values of the maximum
generated charge presented in Fig. 8a.
The theoretical generation-efficiency curves were calculated
from the following expression [14]:




σp Qp . (7)
The curves describing the maximum generated charge, as
well as the characteristics of the generation cross-section,
were obtained using equations (28a) and (28b) of [14]. The
hole-capture cross-section was σp = 1 ·10−14 cm−2. Other
parameters, such as α0, Eth, and n for both AHI and BTBI
mechanisms were presented above, Qp = 5 ·1012 cm−2.
A comparison of the experimental data with the theoreti-
cal curves for AHI and BTBI for all three parameters of
positive-charge generation in the case of electron injection
from the film shows that the experimental values are signif-
icantly higher than the theoretical ones (see Fig. 8). This
indicates that the quality of the experimental UNIBOND
material investigated in this paper is not at the level of
thermal oxides. Simultaneously, one may notice that the
qualitative behavior of the experimental data is similar to
the theoretical calculations.
Fitting the theoretical AHI characteristics to the experimen-
tal data presented in Fig. 8b allows the extraction of the gen-
eration efficiency in the form η(E) = η0(E/Eexpth −1)14.3,
where η0 = 1.9 · 10−20 and Eexpth = 0.4 MV/cm. From
the experimental data for generation cross-section at low
fields, presented in Fig. 8c, the recombination cross-
section has been obtained as σr(E) = σ 0r E−1.5, where
σ 0r = 1.4 ·10−14 MV1.5 cm0.5. As it can be seen from
Eq. (7), the dependence of the generation efficiency on
the electric field is determined by the dependence of hole-
generation probability, α , on the electric field. Thus, we
can write, that αAHI(E) = α0AHI(E/E
exp
th −1)14.3, where the
exponential is considerably higher than that extracted from
DiMaria’s data [28] and present in Eq. (5).
However by employment of both AHI and BTBI mecha-
nisms it is possible to obtain a good agreement between the
experimental results and theory (see Fig. 8). In this case
the best agreement was obtained using Eqs. (5) and (6)
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Fig. 8. Parameters of positive charge generation in the BOX of
the experimental UNIBOND structures as a function of average
BOX electric field: (a) maximum generated charge; (b) generation
efficiency; (c) generation cross-section. Theoretical curves for
AHI and BTBI mechanisms are plotted after DiMaria et al. [28]
and Arnold et al. [29], respectively.
to calculate the hole-generation probability, with the fol-
lowing parameters: α0AHI = 1.4 ·10−8, EAHIth = 0.8 MV/cm,
α0BT BI = 3.6, EBT BIth = 5.6 MV/cm. One can see that in
the case of the experimental UNIBOND SOI structure
Fig. 9. Parameters of positive charge generation in the BOX of
SIMOX structures as a function of the average BOX electric field:
(a) maximum generated charge; (b) generation efficiency; (c) gen-
eration cross section. Theoretical curves for AHI mechanism are
plotted after DiMaria et al. [28].
the threshold electric fields for the beginning of AHI
and BTBI processes are slightly lower than those re-
ported in [17, 30]. This can be explained by a con-
siderable thickness of the BOX (nearly 400 nm) and
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disturbed BOX/substrate interface. Other parameters in
the model are similar to those proposed in the pa-
per of DiMaria et al. [28]: σp = 1.5 ·10−14 cm2, σ 0r =
= 2 ·10−13 MV3cm−1, and Qp = 4 ·1012 cm−2.
In the case of the SIMOX material the maximum charge
generated during the electron injection from the film is
much higher than that generated during the electron injec-
tion from the substrate (see Table 2). Since for this material
the structural quality of the BOX/substrate interface is con-
siderably worse than that of the BOX/film interface, the
AHI mechanism can explain the observed behavior. As it
is shown in Fig. 9, the fitting of the theoretical AHI curves
to the experimental data allows good agreement to be ob-
tained. In this case, however, the hole-capture cross-section
σp and the electron recombination cross-section σr have to
be strongly dependent on the electric field (σp ∼E−14.9 and
σr ∼ E−9.3), which is physically impossible. It should be
noted, though, that in the SIMOX material an increase of
the electric field results in an increase of the thermal sta-
bility of the trapped positive charge (see above). This indi-
cates that a new defect complex is created. Thus, we may
conclude that the apparent strong dependence of σp and σr
on the electric field is possibly associated with the trans-
formation of the initial traps or generation of new hole and
electron traps for with smaller capture cross-section than
that of the initial traps. Trap transformation in the SIMOX
BOX during the high field electron injection is a process
that is physically probable. Indeed, the amorphous oxide
network in the SIMOX BOX is very strained [5, 7] and
contains a lot of precursor sites for charge trapping. In the
trapping process, carriers can break the weak and strained
bonds, creating trapped charge [31, 32].
4. Conclusions
Processes of charge transfer and positive charge generation
during high-field electron injection in the buried oxides of
experimental UNIBOND and SIMOX SOI structures have
been investigated.
It was shown that high-field electron injection into the BOX
of both kinds of SOI structures may be described using trap-
assisted tunneling mechanism on condition that the pecu-
liarities of each kind of SOI structures are taken into ac-
count. In the case of the injection from the Si film into the
BOX of the experimental UNIBOND structure it is nec-
essary to consider simultaneously direct tunneling because
the quality of this interface is very high. For the SIMOX
structure it is necessary to take into account the influence of
the positive charge generated in the BOX on the processes
of injection. Estimation of the trap concentrations in the
vicinity of each interface of both experimental UNIBOND
and SIMOX SOI structures obtained from the TAT fitting
confirms that the quality of the substrate/BOX interface in
comparison with that of the film/BOX interface is worse
for both types of structures.
It was demonstrated that in both types of SOI structures
positive charge in the BOX is generated mainly near the
BOX/substrate interface, which confirms that the quality
of this interface is worse. In the BOX of the SOI struc-
tures fabricated using the experimental UNIBOND tech-
nique the positive charge is generated by anode hole injec-
tion and band-to-band impact ionization mechanisms with
lower threshold voltages than in the case of thin gate ox-
ides. In the case of the SIMOX material the predominant
generation mechanism is determined to be the anode hole
injection with simultaneous dynamic transformation of the
precursor sites into traps in the strained structure of the
BOX under the influence of hot electrons. Positive charge
is generated more effectively in the SIMOX SOI structures
than in the experimental UNIBOND ones, and this charge
is shown to be much more thermally stable in the BOX of
SIMOX structures. These facts confirm that the quality of
the SIMOX BOX is worse when compared to that of the
experimental UNIBOND BOX.
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Abstract — In this work, a review of possible methods of
oxynitride film formation will be given. These are different
combinations of methods applying high-temperature oxidation
and nitridation, as well as ion implantation and deposition
techniques. The layers obtained using these methods differ,
among other aspects in: nitrogen content, its profile across
the ultrathin layer, ... etc., which have considerable impact on
device properties, such as leakage current, channel mobility,
device stability and its reliability. Unlike high-temperature
processes, which (understood as a single process step) usu-
ally do not allow the control of the nitrogen content at the
silicon-oxynitride layer interface, different types of deposition
techniques allow certain freedom in this respect. However,
deposition techniques have been believed for many years not
to be suitable for such a responsible task as the formation of
gate dielectrics in MOS devices. Nowadays, this belief seems
unjustified. On the contrary, these methods often allow the
formation of the layers not only with a uniquely high con-
tent of nitrogen but also a very unusual nitrogen profile, both
at exceptionally low temperatures. This advantage is invalu-
able in the times of tight restrictions imposed on the thermal
budget (especially for high performance devices). Certain spe-
cific features of these methods also allow unique solutions in
certain technologies (leading to simplifications of the manu-
facturing process and/or higher performance and reliability),
such as dual gate technology for system-on-chip (SOC) man-
ufacturing.
Keywords — MOS technology, gate stack, ultrathin oxynitride
layers, high temperature processing, plasma processing.
1. Introduction
The ITRS Roadmap predicts that the successive technology
nodes to be reached in the future still require aggressive
scaling down of ultrathin dielectric layers serving as gate
dielectrics in MOSFET’s. It is commonly believed that
as a result silicon dioxide (used since the beginning of
the silicon technology era) will have to be abandoned, as
the dielectric layers with higher dielectric constants would
allow the use of thicker layers while preserving the gate
capacitance.
It should be remembered, however, that there is yet another
parameter that has to be taken into account while choosing
the new gate-dielectric layer, namely the conduction band
offset. Its value determines the current flow through the
ultrathin dielectric layer (unless direct tunnelling currents
dominate the leakage current): the lower the conduction
band offset, the higher the current flowing through the MOS
system.
A comparison of the materials considered as possible re-
placements for SiO2 shows that the materials with dielec-
tric constant tend to have lower values of conduction band
offset (Fig. 1), which means that the choice is not obvi-
ous and some sort of compromise will have to be reached.
Such difficulties will not occur if we stay with silicon diox-
ide and related compounds. In fact, careful studies prove
that scaled-down pure silicon dioxide layers would perform
well (in terms of leakage current) in high-performance de-
vices, even down to the 22 nm node [1], and only low
power and low standby power devices require serious tech-
nological changes.
Combinations of nitride and oxide layers have been success-
fully used for years in a number of applications; including
even combinations of relatively thin but still separate lay-
ers, e.g. oxide-nitride (ON) or oxide-nitride-oxide (ONO)
DRAM capacitor dielectric, or metal-nitride-oxide-silicon
(MNOS) stacks for memory devices. In fact, an oxynitride
layer is some sort of a curiosity, as it is not yet known at all
why nitrogen atoms get incorporated into the oxide while
nitride and oxide phases never coexist in the bulk under
equilibrium conditions.
It was, therefore, obvious and tempting to investigate the
possibility of the application of nitride and oxynitride layers
as ultrathin gate dielectric in MOS devices.
In this thickness regime, no technology allows obtaining
pure silicon nitride. In other words, some form of sili-
con oxide is always present. Thus, hereafter, we will use
the terms “oxynitride layers” or SiOxNy for all ultrathin di-
electrics discussed in this paper, keeping in mind that they
may contain different amounts of silicon nitride.
The most important advantages expected of the application
of oxynitride layers are as follows:
– much experience gained in the nitride/oxynitride pro-
cessing during the years;
– compatibility of the material and its formation tech-
nologies with the standard silicon technology;
– high temperature stability;
– many possible techniques to choose from.
The aim of this work is to review the methods of the ul-
trathin oxynitride formation investigated so far and discuss
their characteristic features, advantages and, therefore, the
chances for application to ICs technology.
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Fig. 1. Dielectric constant and conduction band offset of different dielectric materials.
2. “Ideal” ultrathin oxynitride
layer
In most cases, the application of materials different than
SiO2 results in the deterioration of the silicon-insulator in-
terface properties. The situation is, however, different in
the case of the introduction of nitrogen into SiO2 layers.
It has been proved that the incorporation of some nitro-
gen into the silicon oxide gate dielectric can be benefi-
cial for the technology and MOSFET device performance.
Thus, ideal ultrathin oxynitride gate dielectric should
exhibit:
1) nitrogen pile-up near or at the oxide-silicon inter-
face – in order to improve the hot-electron immunity,
2) even higher nitrogen pile-up at the oxide-poly silicon
interface – to suppress boron penetration from the
poly-Si gate and to enhance device reliability.
It was also experimentally confirmed that the performance
of MOS devices depends strongly on the concentration and
the distribution of the nitrogen throughout the oxynitride
layer (e.g. [2–5]).
Unfortunately, too much nitrogen at the interface is detri-
mental for MOSFETs’ performance, as excessive nitrogen
at the oxide-silicon interface may lead to a reduction of
the peak carrier mobility in the channel and allow boron
accumulation in the oxide, leading even to device instabil-
ities. Hence, many teams seem to prefer believing in the
rule: “better no nitride pile-up at the interface, than too
much”.
3. Oxynitride ultrathin layers
formation
The list of the methods that could possibly be used to
form ultrathin oxynitride layers is long. There are high-
temperature methods, deposition methods (CVD or PVD)
or even combinations of the two. Oxynitride layers may
be produced in single process step but more often they
are built up in two or even more steps in order to obtain
the “ideal oxynitride layer”. These are:
• Thermal processes
– silicon oxynitridation in NO,
– silicon oxynitridation in N2O,
– nitridation of previously grown oxide in NH3,
– nitridation of previously grown oxide in N2.
• Deposition (CVD or PVD) and plasma assisted tech-
niques
– nitrogen implantation into silicon and then ther-
mal or plasma oxidation (or the same in reverse
order),
– plasma nitridation in e.g. remote plasma,
– PECVD deposition of an oxynitride layer,
– atomic layer deposition (ALD),
– jet vapour deposition (JVD).
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3.1. Thermal processes
Thermal processes are performed at high temperatures not
only due to the fact that the oxynitride-growth rate is rel-
atively low when compared to that of the oxide, but also
because of the observed dependence of the nitrogen content
in the layer on the process temperature (the higher the tem-
perature, the more nitrogen incorporated in the layer – see
Fig. 2). Typically, however, the concentration of nitrogen
(at the SiOxNy-Si interface) is of the order of 1015 cm−2.
When averaged across the whole layer it gives considerably
less than 20% of the nitride in the oxynitride.
Fig. 2. Nitrogen content in 10 nm oxynitride films grown in N2O
by means of RTP (after [26]).
In order to obtain more nitrogen within the layer deposi-
tion methods have to be used. There are, however, sev-
eral consequences of this change. First, low-temperature
processing (deposition temperatures are usually < 400◦C)
results in a different structure of the layer (often non-
equilibrium films). Moreover, (in contrast to high-temper-
ature processes) a lot of hydrogen remains in the de-
posited layer. Both these features have much influence
on the electrophysical properties of the whole gate sys-
tem (silicon/oxynitride/poly-Si). This, in turn, may have
considerable impact on the reliability.
Second, the layer is deposited onto the silicon surface,
which is inevitably covered by a natural oxide. The thick-
ness and nature of this oxide strongly depend on the method
of chemical cleaning used. The oxide layer, rarely thin-
ner than 0.4 nm, does not undergo much change during
a low-temperature deposition process. Thus, unless spe-
cial treatment (e.g. high temperature post deposition an-
nealing) is used, it is precisely this layer that forms the
silicon-oxynitride interface, which may obviously lead to
poor interface properties of as-deposited layers. On the
other hand, it may be expected that any high tempera-
ture process performed afterwards may considerably change
the interface properties and composition profile of these
layers.
As far as the formation of ultrathin oxynitride layers is con-
cerned, high-temperature methods used to be the most obvi-
ous solution, especially since they have been used success-
fully for many years to form ultrathin oxide layers. Thus,
they were also the first methods to be studied very care-
fully in the late nineties. The results were summarized in
excellent reviews (e.g. [6, 7]).
There are important differences between depositing oxyni-
tride layers in NO and N2O ambients, although they might
not be quite obvious at a glance. They result from the
fact that the behaviour of NO and N2O at high tempera-
tures is different. The former is stable and diffuses to the
interface, where the oxynitride is formed, while the latter
rapidly decomposes and the reaction may follow many dif-
ferent paths (several tens of possible reactions), making the
whole process difficult to control. Oxynitridation in NO
is advantageous to process carried out in N2O also due to
the fact that it results in more nitrogen incorporated in the
final layer (approximately < 15 at.% vs. < 5 at.% only
for NO and N2O, respectively). From the device point
of view the advantages of oxynitridation in NO are lower
leakage current and lower interface defect densities, as
well as improved electrical stress properties. With a tem-
perature rise, the concentration of incorporated nitrogen
increases, and so does the width of the nitrogen containing
region.
The kinetics of the growth of oxynitride films also make
the process carried out in NO advantageous when compared
to that performed in N2O. In the former, the growth rate of
the oxynitride film is much lower than in the latter. Thus,
the process carried out in NO allows easier control (better
process repeatability and layer uniformity) of the formation
of extremely ultrathin oxynitride layers at high tempera-
tures.
The differences in the nitrogen profile control are also ob-
served between films grown in RTP (RTN) reactors and
those grown in classical furnaces. The nitrogen profiles in
the layers grown in the former are rather narrow and located
at the interface, while in the latter much broader profiles
are obtained. These effects are attributed to the location
where the decomposition of the reactive gas takes place.
In the case of furnaces it is the gas inlet of the hot wall
tube, whereas in RTP reactive gas decomposes only in the
vicinity of the hot wafer.
When nitridation of the previously grown ultrathin layer is
considered, two types of ambient gas may be used, namely
N2 or NH3. Pure nitrogen is believed to be a relatively inert
gas, but annealing of SiO2 layers in N2 has been proved
(many years ago, already) to reduce the fixed charge in
the oxide-silicon system, which has been attributed to the
formation of a SiOxNy layer at the interface. Forming an
oxynitride layer by means of a nitridation in N2 requires,
however, a very high temperature – usually too high for the
thermal budget typical of modern technologies. Replacing
the furnace with an RTN may improve the situation a little,
but not much (Fig. 3).
Nitridation of oxide layers in NH3 is definitely a more ef-
fective method of oxynitride formation. It allows incorpo-
ration of some 10–15 at.% of nitrogen into the layer. In
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this case, however, the nitrogen piles up at both interfaces
of the layer, namely: at silicon-oxynitride and oxynitride-
poly-Si. Increasing the nitridation time results in more uni-
form nitrogen distribution, while almost no film growth is
observed. The layers formed by this method exhibit, how-
ever, high concentrations of hydrogen that can play a role
of traps. The concentration of hydrogen seems to follow
Fig. 3. Kinetics of nitrogen incorporation in an oxynitride layer
during RTN (in N2) at different temperatures (after [27]).
that of nitrogen: the higher the temperature and the longer
the process, the higher the concentration of both nitrogen
and hydrogen. In order to reduce the hydrogen concentra-
tion within the layer, a high-temperature annealing process
has to be performed.
3.2. Deposition and plasma assisted techniques
A number of methods involving plasma or ion beam tech-
niques (i.e. ion implantation) are studied for the applica-
tion in oxynitride formation. Except for PECVD and JVD
methods, where the oxynitride layers are formed in a sin-
gle process, all the rest of these methods require a few
processing steps (applying, except of ALD – different tech-
niques).
Implantation of nitrogen atoms may be used to form a ni-
trogen rich layer in a silicon substrate, which then can be
oxidised, either thermally or by means of a plasma-assisted
method, to form the final oxynitride layer. This approach
is particularly interesting for mixed IC or SOC technolo-
gies, where different gate oxide thicknessses are required
depending on the role played by the individual devices (dig-
ital circuit, low power or memory). It has been shown
(e.g. [8–10]) that the dose of the implanted nitrogen may
be used to control the oxidation rate, and consequently,
the final oxynitride thickness. This way, instead of indi-
vidual processes of gate oxide formation for each type of
devices, local implantations may be used to predetermine
the final oxynitride thickness. Thus, oxynitride layers with
different thickness are obtained in single a oxidation pro-
cess (approach often referred to as “dual gate process”).
This sequence has some limitations that should be always
kept in mind. Forming ultrathin oxynitride layers requires
ultra-shallow implantation of nitrogen, which would suggest
the use of very-low-energy implantation. Most implanters
cannot, however, produce reasonable ion currents at low
energies, which considerably reduces the process through-
put. This is why attempts are being made to use alterna-
tive techniques, such as ion immersion implantation (III)
(e.g. [11]) or even implantation from plasma sources, e.g.
ECR (e.g. [12]), or r.f. plasma (e.g. [13]). These tech-
niques lead to the formation of ultrathin oxynitride films
with the peak of the nitrogen concentration located at the
silicon-oxynitride interface (exactly as for all single-step
high-temperature processes).
The reverse order of processing steps, i.e. oxidation first,
nitrogen implantation later, may, on the other hand, of-
fer some other technological possibilities. First, it is be-
lieved to result in lower concentration of defects in the
oxynitride layer. This is most probably the consequence of
the amorphization of silicon by implanted nitrogen, which
does not get annealed out neither during the following low
temperature plasma oxidation (temperature too low), nor
even during a very short high-temperature oxidation (time
too short). The effects of silicon surface damage due to
ion bombardment during r.f. plasma exposure were studied
e.g. in [13]. Even short exposure to low-power argon
plasma in parallel symmetric electrode system, which is
commonly believed to result in little radiation damage, ap-
peared to increase considerably the oxidation rate of the
subsequent plasma oxidation. This was attributed to the
silicon amorphization during the exposure to argon plasma
(see Fig. 4 where the probable distributions of very low
energy argon and oxygen in silicon are shown).
Fig. 4. The distribution of Ar and O atoms implanted into Si
substrate during plasma oxidation in a parallel plate symmetric
reactor in pure O2, Ar and Ar:O2 (2:1), as calculated with SRIM
(after [28]).
On the other hand, even this low thermal budget annealing
is enough to reduce considerably the initial nitrogen content
in the film (especially during high temperature oxidation).
The second approach enables also the silicon region to re-
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main almost untouched, on condition that the implantation
process is carried out very carefully (the right choice of
energy and dose). This creates even more interest in very
low-energy implantations performed from plasma sources
(e.g. ECR). These processes yield totally different profiles
of the nitrogen incorporation in the film – the maximum
of the nitrogen profile stays away from the interface. As
a consequence, the danger of carrier mobility degradation
due to excess nitrogen at the interface is eliminated. In
some extreme cases a pure- SiO2 interface may remain,
exactly as before the implantation process (e.g. [14]).
Plasma processes can be performed in different modes,
such as planar reactors or remote plasma assisted pro-
cess (RPAP), and using various plasma ignition methods,
such as: microwaves, electron-cyclotron-resonance (ECR)
or simply – radio-frequency (r.f.).
Among them, remote-plasma-assisted processing seems
to have been studied particularly often in the past,
e.g. [15–17]. Its potential advantages are:
– selective excitation of source and carrier gases (de-
termined by their point of injection into the reactor
chamber),
– substrate is located outside the plasma glow region,
– gas flow and pressure prevent backstreaming of
source gases into the plasma generation region.
In this type of experimental set up two types of processes
can be performed, namely: remote-plasma-oxidation (RPO)
(or nitridation – RPN), or remote plasma enhanced chem-
ical vapour deposition (RPECVD). In the first group, the
active species react with the silicon substrate forming ei-
ther oxide (RPAO) or nitride (RPAN) layers. In the latter
process type (RPECVD), the species activated in plasma
undergo a chemical reaction and form oxide or nitride lay-
ers without consuming silicon atoms from the substrate,
however, because these are supplied with the reactive gases
(SiH4 is typically used for this purpose).
The source gases used in the nitridation step are usually
N2:He [16] or N2:Ar [16, 17], where both He and Ar
particles serve as nitrogen excitation promoters. The re-
sulting nitrogen concentration in the ultrathin oxynitride
layer can be of the order of 8–10 at.% [17], which is sim-
ilar to thermal nitridation in NO. It is, however, suggested
that in order to obtain the best possible properties of the
ultrathin oxynitride layer and, consequently, MOSFET de-
vices, multi-step processing should be applied. An exemple
of a set of 6 processing steps presented in [15] includes:
surface etching, sacrificial oxide thermal oxidation, anneal-
ing, etching off sacrificial oxide, remote plasma oxidation,
and remote plasma nitridation.
PECVD process allows basically a single-step deposition of
an oxynitride layer. The main difficulty in this case is the
reduction of the growth rate to the level allowing for good
control of the ultrathin deposition process. The obvious
move is to decrease the applied r.f. power and reactive-gas
pressure, but in the case of an r.f. process a limit exists
that results form the need to keep the plasma stable and
uniform across the regions larger than the size of the silicon
wafer.
Another possible solution to this problem is diluting the
reactive gases in an inert gas, e.g. argon or helium. This
can lead to precise control of the process within the whole
ultrathin thickness range (Fig. 5) [18]. The bombardment
of inert-gas ions can, however, also contribute to the final
properties of the oxynitride layer. This effect is not always
taken into account, as primary consequences of substrate
amorphisation, i.e. higher oxidation (nitridation) rate, are
difficult to distinguish from the dependence of the nitrogen
excitation rate on the type of an inert gas used. In fact, it
has been shown in [17] that even in remote-plasma reac-
tors, believed to produce growth conditions almost free of
ion bombardment, diluting N2 with Ar may lead to signif-
icant changes not only in the deposition rate of the layer,
but also in the nitrogen incorporation during the nitrida-
tion process. If other process conditions are the same,
the nitrogen incorporation resulting from the use of N2
or N2/Ar plasma is 8 at.% and 22 at.%, respectively. Other
observations presented in this work prove that ion bom-
bardment is essential to understand the process of plasma
nitridation of oxide layers formed previously, because oxy-
gen removal (e.g. by bombarding Ar ions) from the silicon
oxide lattice seems to be a limiting step in the nitrida-
tion of such a film. Bombardment of the substrate with
Ar ions during the deposition process (already mentioned
above) leads to radiation damage in the deposited layers,
that can be detected e.g. by means of XPS, as shown
in [19].
Fig. 5. PECVD deposited nitride layer thickness as a function
of argon flow. The process duration is 2 min. The respective re-
fractive index values (@ 632 nm) are also shown (after [18]).
The primary difference between plasma deposition meth-
ods and the techniques of oxynitride formation discussed
above is that they allow very high concentration of nitride
(far beyond the reach of any other processes) to be obtained
in oxynitride layers. Depending on the reactive gases used,
the nitride concentration in an as-deposited ultrathin layer
can be even as high as 95% and as low as 60%, or be-
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Fig. 6. Comparison of XPS determined compositions at several selected positions within the layer for two different sets of PECVD
parameters: (a) 83 A˚ layer (parameter set A) and (b) 60 A˚ layer (parameter set B) (after [20]).
tween 40% and 60%, as demonstrated by spectroscopic el-
lipsometry studies. Such high concentrations of nitride are
often attributed to non-equilibrium, or nitrogen excess in
the oxynitride structure.
On top of that, it has been shown that, in contrast to thermal
processes, one can obtain different type of the nitrogen
profile within the film by means of choosing appropriate
PECVD process parameters [20]. In fact, as it can be seen
in Fig. 6, PECVD appears to be very sensitive to process
parameters in this respect.
Silane – SiH4 – is usually used as silicon source, although
some papers report good results also with Si2F6 or SiH2Cl2.
In order to get high concentrations of nitride, ammonia
(NH3) has to be used as the nitrogen source in plasma dis-
charge, while for lower concentrations – NH3 and N2O.
Nitrogen, which is used for diluting SiH4 most often (in
order to have a non-flammable mixture N2 98%: SiH4 2%
is often used), is not effective in this respect (exactly as
in the case of thermal processing). The use of ammonia
in a low-temperature process has, however, another conse-
quence, too. Oxynitride layers formed in this way exhibit
unusually high concentration of hydrogen. Some reports
claim even up to 30% of hydrogen in oxynitride layers.
Due to the possible detrimental effects of hydrogen present
in the dielectric-semiconductor system, a concentration of
hydrogen this high cannot be tolerated. Thus, in order to
improve the quality of the dielectric films in question, high-
temperature annealing (usually RTA) is recommended.
Annealing of the ultrathin PECVD oxynitride layers at
600◦C and 800◦C in nitrogen was studied in [21, 22].
XPS studies, as well as optical and electrical characteri-
zation, have proved that the behaviour of the films is quite
complex, as many effects take place simultaneously (mas-
sive hydrogen outdiffusion, film densification, nitrogen sub-
stitution by oxygen, etc.). Understanding these mechanisms
still requires a lot of research to be done.
ALD is a type of chemical vapour deposition that typi-
cally allows deposition of less than a single monolayer per
process cycle and has been successfully studied for a num-
ber of applications. Although the use of ALD to form
ultrathin silicon-nitride gate-dielectric layers has been
shown in a number of papers (e.g. [23, 24]), to our knowl-
edge not much has been done so far in terms of identify-
ing the obtained nitrogen profile or nitrogen content in the
films. Thus, we will not comment on this method in this
review.
The silicon nitride deposition by means of JVD is usually
carried out in a co-axial dual-nozzle jet vapour source, in
which highly diluted silane and Ne:H2 mixture flow into
microwave discharge (e.g. [25]). Similarly to the case of
ALD, most of the effort has been spent, so far, to prove the
quality of the layer and its performance in the test devices
and to our knowledge, no data on nitrogen content and
profile are available.
4. Conclusions
Device requirements allow the concept of “ideal ultrathin
oxynitride” gate dielectric film to be formulated. This con-
cept should take advantage of both, the increase of hot-
electron resistance caused by a limited (!!) nitrogen incor-
poration at the silicon-oxynitride interface, and the resis-
tance to boron diffusion – due to a high content of nitrogen
at the top of the dielectric film.
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Fig. 7. Typical nitrogen incorporation profiles obtained by different technological methods of ultrathin oxynitride film formation.
In this review we have presented a variety of the methods
that may be used to form ultrathin oxynitride and discussed
nitrogen profiles obtained typically in the oxynitride layers
formed (see Fig. 7). Thermal processes, so far studied the
most heavily, do not provide nitrogen profiles of interest.
The overall content of nitrogen in the layers formed in this
way is lower, while the interface (in most cases) tends to be
heavily nitrided. Multi-step processing has to be performed
in order to overcome this limitation.
The methods involving ion implantation are more flexible
in terms of the obtained nitrogen profiles. Due to the pos-
sibility of radiation damage, the technological difficulty is
reducing the energy of ions reaching the sample, while si-
multaneously maintaning the control and the repeatability
of the process. This group of methods is of particular in-
terest due to the fact that oxynitride layers with different
thickness may be manufactured in a single oxynitridation
process – a feature exceptionally interesting for SOC tech-
nologies.
Growing oxynitride layers be means of PECVD appears the
most flexible in this comparison. These methods may pro-
duce many different nitrogen profiles in the film in a single
technological process, depending on the process parame-
ters. On top of that, the incorporation of nitrogen in these
layers can be the highest. Thus, even if it is remembered
that the concentration of the nitrogen in the film is reduced
after high-temperature annealing, PECVD oxynitride layers
still “hold the record”.
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Abstract — Closed-form 2D modeling of deep-submicron and
sub-100 nm MOSFETs is explored using a conformal map-
ping technique where the 2D Poisson equation in the deple-
tion regions is separated into a 1D long-channel case and
a 2D Laplace equation. The 1D solution defines the bound-
ary potential values for the Laplacian, which in turn provides
a 2D correction of the channel potential. The model has been
tested for classical MOSFETs with gate lengths in the range
200–250 nm, and for a super-steep retrograde MOSFET with
a gate length of 70 nm. With a minimal parameter set, the
present modeling reproduces both qualitatively and quantita-
tively the experimental data obtained for such devices.
Keywords — sub-100 nm MOSFET, two-dimensional device
modeling, conformal mapping, threshold voltage, subthreshold
regime, leakage current.
1. Introduction
Very important issues in the development of modern semi-
conductor device technology are the increasing levels of
complexity in the fabrication process and the many sub-
tle mechanisms that govern the properties of advanced de-
vices. These mechanisms, which are explained by a careful
consideration of the device physics, have to be formulated
and implemented into process modeling and circuit design
tools, to empower the circuit designers with means to fully
utilize the potentials of modern technology.
However, it is recognized that the development of commer-
cial circuit design tools lags significantly behind the pace
of progress in device processing. This time lag creates
a costly delay in the adoption of new technology in circuit
designs, especially for the many companies that depend on
chip foundries for the fabrication of their proprietary cir-
cuits. They consistently have to contend with designs based
on relatively conservative design rules. Hence, a strong im-
petus exists for focusing on advanced device modeling for
circuit simulators and other computer aided design (CAD)
tools.
For silicon CMOS technology, the present industry model-
ing standards for circuit simulation, such as BSIM3 [1, 2],
BSIM4 [3, 4], EKV [5], MOS Model 9 [6], and MOSA1
[7, 8], are based on one-dimensional (1D) theory, initially
developed for long-channel FETs. However, the steady re-
duction in feature size, with gate lengths presently well into
the sub-100 nm regime [9], has strongly enhanced a number
of phenomena, collectively known as short-channel effects,
related to the two- and even the three-dimensionality of the
device structures. To keep pace with technology, this has
necessitated extensive, phenomenological modifications of
the 1D models, resulting in a steady erosion of their phys-
ical basis and a plethora of model parameters, many of
which are of an obscure origin.
Therefore, as a prerequisite to obtaining very precise de-
scriptions of the next generations of MOSFETs, the con-
sideration of 2D models based on a self-consistent solution
of the 2D field-pattern in the device [10–15] has become
necessary. In such an approach, short-channel effects and
scaling properties will be intrinsic to the model, which,
accordingly, may require a minimum set of parameters of
clear physical origin. Hence, a close accord is established
with the fabrication process. For the same reason, such
models will represent a significant and needed improve-
ment for use in CAD tools aimed at the next generation of
circuit design. In particular, the 2D strategy is expected
to yields precise scaling information on important proper-
ties, such as threshold voltage and the subthreshold leakage
current. Above threshold properties will have to be solved
self-consistently using appropriate transport formalisms for
the channel current.
Here, we consider closed-form 2D solutions of the sub-
threshold properties of deep submicron and of sub-
100 nm MOSFETs. Following the procedure by Klös and
Kostka [15], the 2D Poisson equation for the depletion
regions is separated into a 1D long-channel problem and
a Laplacian with well-defined boundary conditions for the
2D region under the gate. The latter is solved using confor-
mal mapping techniques [16]. In this work, the definition
of the 2D boundary conditions and the mapping functions
used in the Laplace problem have been improved compared
to those of [15], and the technique has been extended to
sub-100 nm range MOSFETs.
This method applies to classical MOSFETs as well as
to non-classical structures [17]. We note that the clas-
sical MOSFET approach is directly applicable to super-
steep-retrograde (SSR) channel doped devices, to Si-Si/Ge
strained devices, and to sidewall vertical MOSFETs with
a partially depleted body. Likewise, the same approach,
with somewhat different boundary conditions for the Lapla-
cian, may be applicable to double-gate fully depleted ver-
tical MOSFETs and double-gate SOI MOSFETs.
The device geometry for the classical MOSFET and the
corresponding boundary conditions of the Laplacian are
discussed first. Next, the conformal mapping technique is
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presented. This approach is then applied to classical MOS-
FETs with gate lengths between 200 and 250 nm, where
results for the channel potential profile, the scaling of the
threshold voltage with the gate length, the drain induced
barrier lowering (DIBL) effect, and the subthreshold leak-
age current are presented and compared to experiments.
Finally, corresponding results for sub-100 nm SSR MOS-
FET are presented.
2. Modeling approach
Consider the schematic classical MOSFET geometry of
Fig. 1, which shows the actual source and drain contact
regions and the depletion region outlined by dashed lines.
Starting from the work by Klös and Kostka [15], the contact
regions in the present analysis are approximated by rectan-
gular boxes, and the potential distributions of the source
and drain depletion regions (Regions 2 and 3) are calcu-
lated by means of a 1D Poisson equation.
Fig. 1. Schematic MOSFET geometry. The lower dashed line
indicates the depletion boundary resulting from a 2D analysis.
A 2D analysis may be performed in the central region un-
der the gate, where the superposition principle allows us to
partition the actual 2D potential distribution into that corre-
sponding to a 1D Poisson equation and that of a Laplacian.
We note that the only adjustable parameter in this proce-
dure is the effective thickness used for the source and drain
contacts (to compensate for the rounded shape of the ac-
tual contacts near the gate). The threshold and subthreshold
properties of this device are largely determined by the chan-
nel potential profile Φo(x) = φo = ϕo(x), where φo is the
channel potential according to the 1D long-channel case
and ϕo(x) is the contribution from the 2D Laplacian in Re-
gion 1. All the potentials are measured relative to that of
the substrate interior.
The 2D contribution to the channel potential profile can
be determined by either considering Region 1 as consist-
ing of only the semiconductor slab under the oxide or by
including the gate oxide as well [15]. In the first case,
the channel is a boundary for the Laplacian. In the sec-
ond case, the oxide-metal interface is the boundary. It
is therefore necessary to scale the actual oxide thickness
tox to t ′ox = toxεs/εi, where εs and εi are the semiconductor
and the oxide permittivities, respectively. Also the “oxide”
part must remain neutral and non-conducting. Since the
second approach provides a better definition of the bound-
ary condition for the Laplacian, it will be used in the present
analysis.
From the channel potential profile Φo(x) resulting from our
analysis, we can determine the threshold voltage VT and
the subthreshold current Isub. VT corresponds to the gate-
source voltage VGS for which the minimum value in
the channel potential satisfies the threshold condition,
Φo,min = 2ϕb. Here ϕb = Vth ln(Ns/ni), where Vth is the
thermal voltage, Ns is the substrate doping, and ni is the
intrinsic carrier density in silicon. Isub for a given VGS is
determined by the channel potential profile and, in partic-
ular, by the value of Φo,min.
In practice, the channel potential Φo(x) has to be de-
termined from the normal electrical field En(x) pointing
into Region 1 from the channel. As will be shown below,
En(x) consists of the field contribution Eo from the 1D anal-
ysis and the contribution E2D(x) from the 2D analysis. The
latter is found by performing an integration over all the
boundaries of Region 1.
Here we assume for simplicity that the substrate is uni-
formly doped. Non-uniform doping profiles in the vertical
direction may be approximated by two or more horizontal
layers of different but uniform doping (see below). The
same would apply for strained Si-Si/Ge MOSFETs.
2.1. 1D boundary conditions
The boundary conditions for the 2D Laplace problem in
Region 1 (including the oxide) are defined in terms of the
potential distributions along at the oxide-metal interface
(y = 0) and at the vertical boundaries at x = 0 and x = L.
At the vertical boundaries, the potential distributions are
derived from the 1D Poisson equations in Regions 1–3, the
potentials of the source and drain contacts, and the potential
at the vertical sidewalls of the oxide.
1D potential distribution in Region 1. In the 1D ap-
proximation, the potential distribution φg(y) relative to the
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is the magnitude of the vertical 1D electric field contribu-
tion at the semiconductor-oxide interface.
At threshold, the 1D channel potential is φo = VSB + 2ϕb,
and below threshold it becomes:
















where VGB is the gate-substrate voltage and VFB is the flat
band voltage. It is assumed in Eq. (1) that the oxide thick-
ness is much smaller than the gate length.
We note that the total 2D potential distribution in Region 1
is
Φg(x, y) = φg(y)+ϕg(x, y), (5)
where ϕg(x, y) is the solution of the Laplacian.
1D potential distribution in Regions 2 and 3. The poten-
tial distributions in Regions 2 and 3 are initially approxi-
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(6)
Here VS ≡VSB +Vbi and VD ≡VS +VDS, are the potentials at
the source and drain contact regions relative to the substrate
interior, Vbi is the built-in voltage, and VDS is the drain-







Eos and Eod are the vertical electric fields at the interface
of the source and drain contact regions, respectively, at the









Boundary conditions of the Laplacian in Region 1. To
solve the Laplacian in Region 1, we must determine the
boundary conditions for the three interfaces indicated in
Fig. 2.
Fig. 2. Boundary conditions for the Laplacian of Region 1.
At the metal-“oxide” interface, we have
ϕg(x)≡ ϕg(x, 0) = VGB−VFB . (9)
At the vertical boundaries, we require the potential to be
continuous. Hence, from Eqs. (1) and (5), we obtain for
the source and drain side interfaces:
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d j + t ′ox ≤ y≤ dg + t ′ox




y−d j− t ′ox
)2
,
dg + t ′ox ≤ y≤ d j +ds,d + t ′ox
0 , y > d j +ds,d + t ′ox
(10)
We can see from Eq. (1) that the intitial 1D estimate for
the channel potential is Φo(x) = φo, or ϕo(x) = 0. As will
be discussed below, solving for the above boundary condi-
tions, we eventually will arrive at an improved Φo(x) that
is properly adjusted for the 2D effects.
3. Conformal mapping
As discussed by Klös and Kostka [15], the Laplacian in
the semi-infinite slab denoted as Region 1, can be solved
by conformal mapping, given the boundary conditions dis-
cussed above. This is done by considering the (x, y) plane
as a complex plane, and mapping Region 1 of this plane
(see Fig. 2) into the upper half of a transformed, complex
(u, v) plane, as shown in Fig. 3. The relative simplicity of
the boundary conditions in the transformed plane allows us
to derive potential distributions in this plane, from which
they can be transformed back to the (x, y) plane.
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Fig. 3. Conformal mapping of Region 1 of the (x, y) plane into
the upper half of the complex (u, v) plane.
The mapping between the two planes is achieved by means


















The solution of the Laplacian in the (u, v) plane is given







(u−u′)2 + v2 du
′ , (12)
where ϕ(u) is the boundary condition transformed to
the u-axis. This result can then be transformed back to
the (x, y) plane by means of Eq. (11). Note that along the




Arcos(u), y = 0, for |u| ≤ 1, (13)












Arcosh(|u|), for |u|> 1 . (14)
For MOSFET modeling, we will only be needing the elec-
tric field component En normal to the channel. This field
includes the 1D electrical field Eo and the 2D vertical field
component E2D(x) associated with the Laplacian. Assum-
ing that the oxide thickness is much smaller than the gate
length, the latter can be taken to be the same at the channel
as at the metal interface. Hence, in the (x, y)-plane, we
have:
En(x) = Eo +E2D(x) . (15)
The contribution E2D(u) from the Laplacian can easily be
obtained from Eq. (12) as the mapped derivative of ϕ(u, v)









































The integral in this expression can be solved piecewise for
the various sections of the boundaries indicated in Fig. 1.
Along the u-axis, the integration limits are as follows:
−∞,−u4 =−cosh
(




1, u1 = cosh
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We note that since ϕ(u) = 0 for u <−u4 and for u > u3, we
have no contributions to the integral from these intervals.
3.1. Some approximations
In order to find analytical solutions to the integral of (16),
we have to introduce some additional approximations.
Specifically, we have to replace the mapping functions for
x and y in the integrand by more manageable functions.





















The transformation and the error of the approximate func-
tion are shown in Fig. 4. We note that the maximum error
is about 0.2%.






Outside the channel region (|u| > 1), we have the exact
mapping function shown in Eq. (14). Here we propose to









2(|u|−1), for |u|< uo√
2(|u|−1)− k(|u|−uo), for |u| ≥ uo
, (20)
where uo = 1.2 and k = 0.14.
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Fig. 4. Comparison between the exact (dots) and the approx-
imate (top solid curve) mapping functions for the channel re-
gion. The error of the approximate function is shown in the lower
curve.
Fig. 5. Comparison between the exact (dots) and the approximate
(solid curve) mapping functions for the channel region.
A comparison of these expressions is shown in Fig. 5 for
1≤ |u|< 20. We note that the derivative of y with respect






The error associated with the approximate mapping is very
small, less than 0.01 for |u| less than about 15, then in-
creases to about 0.05 at |u|= 20, and continues to increase
for higher values of |u|. However, we note that the contri-
butions from the boundaries to the potential and the elec-
trical field at or near the channel vanishes for values of
|u|> u3 (source side) and |u|> u4 (drain side) (see Eqs. (16)
and (17) and Fig. 1). For well-designed transistors, typical
values of u3 and u4 are within the range of u shown in
Fig. 5.
3.2. Channel potential profile
Using the above formalism, the partial integrals from all the
boundary sections of Eq. (16) have analytical solutions (al-
though with somewhat lengthy expressions in most cases).
The transformation from the (u, v)-plane to the (x, y)-plane
is straightforward using the inverse of Eqs. (13) and (14)
for the coordinate.
In order to determine the channel potential profile, Φo(x) =
= φo +ϕo(x), in the subthreshold regime, we have to con-
sider the layer of mobile channel charge with sheet den-
sity qn(x). Using Gauss’ law on a small section of this sheet







where Ei is the total normal field in the “oxide”. Again,
noting that the oxide thickness is very small compared to
the channel length, we can safely assume that the vertical
field is constant inside the “oxide”, which means that it
can be expressed in terms of the difference between the





/t ′ox , (23)
where VGS is the gate-source voltage. Combining (22)
and (23) and using elementary electron statistics, we ob-
tain the following expression for the total potential profile


















where ni is the intrinsic carrier concentration and Vth is the
thermal voltage. We observe that, except for the portions
of the channel close to the source and drain, the term on
the left side of this expression can be ignored. Hence, for








A satisfactory, approximate, analytical solution of Eq. (24),
that covers the full length of the channel, is also available
using the “generalized diode equation” approach discussed
in [18].
3.3. Threshold voltage
We recall that the threshold condition is satisfied when the
minimum of the channel potential just reaches the value
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Φo,min = VSB + 2ϕb. From Eq. (25), we find the following
expression for the threshold voltage:
VT = VFB +VSB +2ϕb +En,maxt ′ox , (26)
where En,max is the maximum of the normal electric field
in the channel at threshold.
3.4. Subthreshold current
The subthreshold drain current Isub can be expressed either
in terms of a thermionic emission current Item in short-
channel devices, or as a drift-diffusion current Idd for longer
channels. To cover a wide range of channel lengths, we
may apply the following unified approximation [19], which












The thermionic emission current is given by:






where Φg,min is the minimum value of the channel po-
tential, δ is the effective thickness of the channel at the
potential minimum, W is the width of the channel, A∗ is
Richardson’s constant. An expression for the drift-diffusion
current was discussed in [19], for which an approxima-
tion applicable to subthreshold MOSFETs was presented
in [15].
4. Quarter-micron MOSFET
We first consider conventional n-channel MOSFETs with
device lengths of 250 nm and 210 nm by comparing our
results with the experimental data by Chung et al. [20].
The experimental data used here came from devices with
Ns = 2 · 1017 cm−3 and tox = 8.6 nm, except for the sub-
threshold characteristics that came from a device with
Ns = 4 ·1017 cm−3 and tox = 5.6 nm. The junction depth in
all cases was about 0.16 µm, and the gate-junction overlap
was 0.1 µm. The devices from [20] were chosen since
they did not include any halo doping or LDD. Hence,
the devices displayed the type of short-channel behavior
expected also for classical sub-100 nm MOSFETs (see
below).
Figure 6 shows comparisons of the modeled and experimen-
tal results for the threshold voltage versus applied drain-
source bias and versus the gate length, respectively, for
MOSFETs with tox = 8.6 nm. To arrive at the experimental
data in the latter case, a calculated long-channel threshold
voltage of 0.42 V was used.
Fig. 6. Comparison of experimental (symbols) and modeled
(lines) variation in threshold voltage: (a) versus applied drain-
source bias for tox = 8.6 nm MOSFET with 210 nm and 250 nm
gate lengths, and (b) versus gate length for VDS = 0.05 V.
The modeled threshold voltages were determined from the
minimum channel potential for a set of gate-source volt-
ages, selecting the ones that comply with the threshold
condition. The calculations were based on processing and
geometric parameters for the two devices.
Figure 7 shows the corresponding central parts of the po-
tential distributions in the channel at threshold, calculated
using Eq. (27) for VDS = 0.05 V and at 3 V.
These curves clearly illustrate the lowering of the thresh-
old voltage (DIBL-effect) related to the reduction of
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Fig. 7. Model calculations of the channel potential relative to the
substrate for VDS = 0.05 V and 3 V for gate lengths of 210 nm
and 250 nm and tox = 8.6 nm.
Fig. 8. Measured (symbols) and modeled (line) subthresh-
old transfer characteristics for a 250 nm MOSFET with and
tox = 5.6 nm at VDS = 0.05 V.
the energy barrier with increasing drain-source bias. Also
the shift of the potential minimum in the direction of the
source with increasing drain-source bias is indicated.
A comparison of an experimental and modeled subthresh-
old transfer characteristics for a 250 nm device with
tox = 5.6 nm is shown in Fig. 8 for VDS = 0.05 V. Note
that this device has a different oxide thickness and dop-
ing than the 250 nm device discussed in Figs. 6 and 7.
However, except for Ns and tox, the same parameter values
were used in the simulations.
The data shown here indicate that the present 2D modeling
strategy is quite suitable for deep submicron MOSFETs op-
erating in the subthreshold regime. The deviations observed
can mostly be attributed to the deviations of the process-
ing variables from those reported. As indicated above, the
only adjustable parameter in the present modeling is the ef-
fective depth source and drain contact, which accounts for
the rounding of the contacts towards Region 1 (see Fig. 1).
Next, we will also test the approach for an experimental
MOSFET in the sub-100 nm range.
5. Sub-100 nm MOSFET
One of the problems of scaling classical MOSFETs into
the sub-100 nm range is that the substrate doping density
has to be increased into the 1018 cm−3 range in order to
contain the source and drain depletion layers. However, this
high doping has several detrimental effects on the MOSFET
properties, such as degradation of the channel mobility and
too large threshold voltages.
One solution to this problem is to use a much lower doping
in the substrate and instead ion implant a higher doping of
desired concentration under the surface. After annealing,
a thin layer of lower doping concentration remains at the
surface, typically to a depth of less than 100 nm. The
much higher doping needed to prevent severe short-channel
effects and punch-through stretches for another 100 nm or
so into the substrate. This is the so-called SSR (super-
steep-retrograde) channel MOSFET structure.
Here, we consider such an n-channel MOSFET with
a 70 nm gate length, reported by Xu et al. [21]. The dop-
ing at the surface of this device is about 2.8 · 1017 cm−3
and increases almost exponentially to about 1.8 ·1018 cm−3
Fig. 9. Schematic view of a super-steep-retrograde channel
MOSFET. For the modeling, we assume that the low-doped and
the high-doped regions each have a constant doping density.
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Fig. 10. Model calculations of the channel potential profiles in
70 nm SSR MOSFET relative to the substrate for (a) VDS = 1.6 V
at VGS = 0 V (lower curve), 0.1 V (middle curve), and 0.31 V
(upper curve), and (b) VGS = 0.1 V at VDS = 0 V (lower curve)
and 1.5 V (upper curve).
at a depth of 60 nm. It also has the added benefit of
very shallow source and drain extensions, with a thick-
ness of about 50 nm, realized by means of a SALICIDE
process.
The variable substrate doping of the SSR channel MOSFET
is modeled as a two-layer structure, as indicated in Fig. 9,
where each layer has a constant doping. The thickness and
the doping concentration in the shallow top region are cho-
sen to be 35 nm and 9.2 · 1017 cm−3, respectively, which
accounts for all the doping atoms in the graded region
near the surface. At threshold and zero drain-source bias,
the depletion layer stretches into the highly doped region.
The thickness of the highly doped layer is such that it is
never penetrated by the gate depletion layer.
The modeling of the SSR MOSFET proceeds as described
above for the 250 nm MOSFET, except that the verti-
cal boundaries of the central region under the gate (Re-
gion 1) now include an extra section to account for the
shallow layer of reduced substrate doping. Region 1, where
the Laplacian is defined, is still assumed to include the
gate oxide and a semi-infinite slab of semiconductor below
(see Fig. 2).
5.1. Modeling results for 70 nm SSR MOSFET
Again, the threshold voltages were determined from the
minimum channel potentials for a set of gate-source volt-
ages, selecting the ones that comply with the threshold con-
dition. Figure 10 shows the calculated channel potential
profiles for some combinations of drain-source and gate-
source biases in the subthreshold regime.
Fig. 11. Experimental (symbols) and modeled (lines) sub-
threshold transfer characteristics for a 70 nm SSR MOSFET
with tox = 3 nm. VDS = 0.1 V (lower curve) and 1.6 V (upper
curve).
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At zero drain-source bias we obtain the threshold voltage
VT = 0.3 V, in close agreement with the value reported
in [21]. From the calculated variation of the threshold
voltage with the applied drain-source bias, we find a DIBL
parameter of σ = ∆T/VDS = 80 mV/V. This value is rea-
sonably close to the value of about 70 mV/V obtained from
the experimental subthreshold transfer NMOS characteris-
tics of [21].
Figure 11 shows a comparison of the experimental
and modeled subthreshold characteristics of the 70 nm
SSR MOSFET.
6. Summary
A closed-form 2D modeling technique for deep-submicron
and sub-100 nm MOSFETs has been investigated. The
technique is based on conformal mapping, where the 2D
Poisson equation in the depletion regions is separated into
a 1D long-channel case and a 2D Laplace equation. From
the straightforward 1D solution, the boundary potential val-
ues of the Laplacian is obtained, from which a 2D correc-
tion to the channel potential is derived. The model has
been tested for classical MOSFETs with gate lengths in
the range 200–250 nm, and for a super-steep retrograde
MOSFET with a gate length of 70 nm. With a minimum
set of parameters, the present modeling reproduces both
qualitatively and quantitatively the experimental data ob-
tained for such devices.
This method applies to classical MOSFETs as well as to
non-classical structures. As shown here, the classical MOS-
FET approach is directly applicable to SSR MOSFETs, and
may also be applied to Si-Si/Ge strained devices and to
sidewall vertical MOSFETs with a partially depleted body.
We foresee that the same approach, with somewhat adjusted
boundary conditions for the Laplacian, may also be appli-
cable to double-gate fully depleted vertical MOSFETs and
to double-gate SOI MOSFETs.
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Abstract — The main problems occurring during high power
device modeling are discussed in this paper. Unipolar and
bipolar device properties are compared and the problems con-
cerning high time-constant values related to the diffusion phe-
nomena in the large base are explained. Traditional and novel
concepts of power device simulation are presented. In order
to make accurate and modern semiconductor device models
widely accessible, a website has been designed and made avail-
able to Internet users1, allowing them to perform simulations
of electronic circuits containing high power semiconductor de-
vices. In this software, a new distributed model of power diode
has been included. Together with the existing VDMOS macro-
model library, the presented approach can facilitate the design
process of power circuits. In the future, distributed models
of IGBT, BJT and thyristor will be added.
Keywords — power device modeling, SPICE, circuit simulation,
VDMOS, PIN diode, IGBT, web-based simulation.
1. Introduction
Many CAD programs have been developed in microelec-
tronics and successfully applied to circuit analysis. The
question arises, why there are no CAD programs for power-
circuit analysis? In this paper, we will discuss the need for
a development of a new kind of power semiconductor de-
vice models. Additionally, we will present a new concept
of a free, Internet-based software development, dedicated
to power semiconductor circuit analysis. Until now, high
prices and hardware requirements limited the access to pro-
fessional CAD tools for the majority of educational insti-
tutions, students and small enterprises. Free versions of
commercial software have limited functionality and do not
contain the modern numerical algorithms and the libraries
of device models.
This is especially true in the case of power electronics, as
it requires advanced device models to obtain simulation re-
sults of good accuracy. Such models are not available now,
even in the commercial versions of the CAD software.
The increasing popularity of the Internet can help to solve
this problem. Wilamowski, Malinowski and Regnier [33]
were probably the first to see the possibility of performing
circuit simulations over the Internet by means of dedicated
Internet applications. Simulation software may run on re-
mote servers and results may be sent to the user in the form
of numerical data or graphics. Wilamowski et al. [34] have
put special emphasis on the pay-per-use access to simula-
tion software and platform-independent user interface pro-
1http://www.dmcs.p.lodz.pl/dmcs-spice
vided by a web page. In this paper, a development of a free
simulation environment is discussed that includes new nu-
merical algorithms and modern device models. The Inter-
net is not only considered as a data transmission system
but first of all as a medium for international cooperation
of scientific centres, enterprises and individual users that
would enable the development of better and freely accessi-
ble simulation tools and models [27–30, 34].
2. Power device modeling





The basic parameters of modern power devices are pre-
sented in Table 1. As can be seen from this table, the
switching performance of a VDMOS (a unipolar device) is
very good, but its current capability and maximum block-
ing voltage are much smaller than in the case of bipolar
devices (GTO [14, 31] and GCT). The IGBT transistor is
a kind of fusion of the best properties of unipolar and bipo-
lar devices. Voltage and current rating is much better than
in the case of VDMOS and switching properties are much
better than in the case of GTO and GCT.
Table 1
The basic parameters of the most commonly applied
modern power devices
Parameters VDMOS IGBT GTO GCT
VM [V] 1000 4500 6000 6000
IT [A] 350 900 6000 6000
tON [µs] 0.1 0.2 10 –
Storage time [µs] 0 6 30 5
fT [kHz] 2000 100 1 1
VON [V] Very high Low Very low Very low
Figure 1 presents the product of device V-I ratings for
power semiconductor devices. The solid line represents
the present state and the dotted line the future trends in
power semiconductor device development.
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Fig. 1. Product of device V-I ratings [VA] as a function of
operating frequency.
In all types of power devices, the blocking capability is
a function of the large base width and its doping concen-
tration. Expression (1) gives the value of the maximum
blocking voltage (breakdown voltage) as a function of the








where: ND – doping concentration [cm−3],
VB – blocking voltage [V].
Expression (2) gives the value of the large-base width as
a function of blocking voltage VB and doping concentration











where: W – large base width.
The conclusion from these two expressions is that for a high
value of blocking voltage, the semiconductor devices must
have a low doping and a large width of the base.
The necessary base width values have been calculated from
expressions (1) and (2) for three different values of large
base doping with the corresponding maximum blocking
voltage VB. The results are presented in Table 2.
The most important conclusion from this table is that for
the high power semiconductor devices the voltage must be
supported in a large base. Therefore, the charge transport
through the base cannot be instantaneous and the voltage
drop over such a structure cannot be neglected. Let us
consider now two types of power devices – a unipolar one
and a bipolar one. In the case of the unipolar device, the
current capability, or in other words, the value of RON re-
sistance, can be found from a very simple consideration
depicted in Fig. 2.
Table 2
The maximum blocking voltage
and necessary base width for three different values
of large-base doping concentration
Device ND VB [V] W [µm]
1 1.25 ·1014 cm−3 1600 125
2 1 ·1014 cm−3 1895 157
3 1 ·1013 cm−3 10700 1175
According to Table 2, for a given value of the large base
doping concentration, the corresponding maximum block-
ing voltage VB and the necessary base width can be calcu-
lated. In the case presented in Fig. 2, the value of ND is
equal to 1.25 · 1014 cm−3. The corresponding maximum
blocking voltage is 1600 V and the base width is equal
to 125 µm. Current density in the case of the unipolar
device can be expressed by:




where: E is the electric field, n is the carrier concentration
(equal to ND in this case), µn is the electron mobility, q is
the elementary charge.
Taking into account Fig. 2, the value of RON for the unipolar









In the case of the device from Fig. 2, this value will be
equal to 0,462 Ω. In the case of high current this value of
on-state resistance is definitely too high. Even for a rela-
tively low current of 10 A, the voltage drop will be 46 V.
We can thus conclude that unipolar devices cannot be ap-
plied in the case of high voltages. This conclusion is in
accordance with the real device parameters presented in
Table 1.
In the case of a bipolar device, the situation is completely
different. Two mechanisms are responsible for the current
density and it can be expressed by a set of the following
equations:
Jn = qµnnE +qDn
∂n
∂x , (5a)
Jp = qµp pE −qDp
∂ p
∂x , (5b)
J = Jn + Jp + ε
∂E
∂ t , (5c)
where: Dn and Dp are electron and hole diffusion constants,
respectively, and ε is the permittivity.
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As can be seen from Eqs. (5a–5c), the current capabil-
ity in the case of bipolar devices is higher than in the
previous case. Due to the diffusion, the maximum current
density is much higher and consequently the correspond-
ing voltage drop much lower than in the case of unipo-
lar devices. Additionally, in the bipolar structure some
effects resulting from the changes in the effective base
doping can appear, for example: the base widening ef-
fect, and thyristor effect rendering in the additional current
capability.
Now, we will analyze how the mechanism of charge trans-
port through the large base influences the switching perfor-
mance of the device.
Fig. 2. Illustration of RON calculation in the case of unipolar
devices.
According to Fig. 2 the charge transport time through the
















In the case of power devices operating in conditions of high
electric field, one can assume that all the charge carriers are
able to attain their maximum speed. For the temperature
equal to 300 K, the transit time through the large base can
be easily calculated. In Table 3 transit times for three values
of base width are presented.
As can be seen from Table 3, in the case of unipolar devices
even for a very large base the transit time is very short and,
in the majority of cases, the internal time constant of the
device can be neglected, compared with the time constant
of the external circuit.
The situation is different in the case of bipolar devices. As
a first order simplification, we can assume that the transit









where: D = 2Dn at a high injection level.
Table 3
Electron transit time through the large base
of a unipolar device for three different base widths




In Table 4 the transit time for three values of base width is
presented.
Table 4
Electron transit time through the large base
of a bipolar device for three different base widths




In this case the transit time through the large base is very
long and the internal time constant of bipolar devices can
be much higher than those of the external circuit. In such
a case, a simple lumped model cannot be used any longer.
It is necessary to take into account the carrier transport
inside the bipolar devices and the distributed model should
be applied. Until now such a model did not exist in the
circuit CAD simulation programs.
3. Contemporary methods of power
device simulation
Because of the problems mentioned above, correct power
device simulation is not possible in standard simulation pro-
grams. The first question is why power-device models are
necessary? Their main areas of application are as follows:
– power integration – simulation of power functionality
in integrated circuits [24],
– correct simulation of power dissipation inside power
semiconductor devices (with special emphasis on the
losses during the switching period),
– computation of the temperature distribution inside the
semiconductor structure,
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Fig. 3. The internal structure of VDMOS power transistor.
– correct design of the cooling environment,
– prediction of the second thermal breakdown.
In the case of unipolar devices, such as VDMOS (Fig. 3),
minority carriers are responsible for current conduction in
the normal mode of operation. Therefore, it is possible
to build a relatively simple macromodel [17–23, 25] tak-
ing into account all the internal elements of the presented
structure.
A macromodel of this type, developed for SPICE-like sim-
ulators, is presented in Fig. 4 [17–23]. In the case when
the body diode DGD is not conducting (VDMOS is not
reverse biased), this model is quite accurate and can be
applied for a simulation of all types of circuits. The situa-
tion is different when the body diode DGD starts to conduct
current and diffusion phenomena have to be considered.
Fig. 4. VDMOS SPICE-like macromodel [2, 23].
In Fig. 5 a half-bridge circuit configuration is presented.
The corresponding results of the simulation and measure-
ment are shown in Fig. 6. The voltage and current wave-
forms are in good agreement with the experiment, and
even the power dissipation inside the structure can be cor-
rectly predicted.
Fig. 5. Half-bridge circuit configuration [23].
Fig. 6. The simulation and measurement results of a half-bridge
with VDMOS transistors [23].
The above considerations lead us to the conclusion that in
the case of unipolar devices we have:
– no problem with the diffusion phenomena (minority
carriers only),
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– very good accuracy obtained by means of lumped
models and fast simulation,
– clear physical/geometrical interpretation of model pa-
rameters,
– distributed models are necessary only to model the
operation of the body diode DGD.
Such a simple approach cannot be applied in the case of
a bipolar structure, such as PIN diode, thyristor or IGBT.
In Fig. 7, the cross-section of an IGBT elementary cell
is presented. All the important phenomena occur in the
large base (in this case in the n− region). In this punch-
through IGBT transistor, the large base is relatively short,
but even in such a case, one cannot neglect the minority
carrier transport phenomena.
Fig. 7. The internal structure of IGBT power transistor (cross-
section of an elementary cell) [5–8].
The most commonly adopted approach to solve this prob-
lem is the application of a finite element, finite difference
or finite box method.
In Fig. 8 the discretisation of one IGBT cell for 2D simula-
tion is presented. The application of such models enables
not only correct current and voltage response simulation
but even evaluation of the internal power losses, energy
dissipation, temperature distribution (with an additional
thermal submodel [6, 10–13]) and current density inside
the structure.
As an example of this type of simulation, collector-emitter
voltage and collector current as well as dissipated power
and energy losses during IGBT switching are presented in
Figs. 9 and 10.
The application of an additional thermal model enables the
computation of the temperature rise inside the semicon-
ductor structure. This additional thermal model has to be
a three-dimensional one. In Fig. 11, the time waveforms of
Fig. 8. Discretisation mesh used during 2D analysis of an IGBT
structure [6].
Fig. 9. VCE and ICE during IGBT switching [6].
total power dissipation and the maximum temperature rise
inside the studied IGBT structure, are presented.
The main drawback of such an approach is the very long
time of simulation and difficulty in simulating more than
one or two power devices in the same circuit. The power
circuits designers need relatively simple models which can
be applied in standard SPICE-like circuit simulation pro-
grams with a very short time of simulation and the possi-
bility of high power circuit simulation. In the next section
a new approach to this problem will be presented.
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Fig. 10. Power and energy losses during IGBT switching [6].
Fig. 11. Time waveforms of total power dissipation and maxi-
mum temperature rise inside the IGBT structure [6].
4. Developing the new type of bipolar
power device model
Lumped semiconductor devices models are applied in all
versions of SPICE programs. Such models can be used in
the case of low-power devices, where the base is relatively
short and device internal time constants are much lower
than those of the external circuit. For the reasons that
will be explained later, our model will be implemented in
SPICE3F5 simulator.
In order to enable simulation of circuits containing power
semiconductor devices, we will try to develop separate de-
vice models, taking into account the distributed nature of
the phenomena occurring in bipolar power devices and de-
termining their dynamic response. In this section, a model
of PIN diode will be presented [27]. Its development is the
key point for future design of this type of models for BJT,
IGBT or thyristor.
In order to simplify the modeling procedure, we will apply
the so-called “modular” approach. In the semiconductor
structure considered here, we will distinguish several re-
gions of different physical and/or electrical nature. Then,
a simplified sub-model will be assigned to each of them.
This approach allows for decreasing the simulation time
considerably without any important loss of accuracy [4, 15].
As explained above, in the case of power semiconductor
devices the most important is the large base region, which
assures high voltage blocking capability during the off-state
and where the excess carriers are stored during the on-state
(Fig. 12). The simplest device in which one can consider
all important physical phenomena is the PIN diode. The
well known, one-dimensional Benda-Spenke model [1] has
been adopted for this purpose. The behaviour of stored
charge carriers can be described by means of the ambipolar
diffusion equation:












where: p is the carrier concentration, D is the ambipolar
diffusion constant and τ is the common electron and hole
lifetime.
Fig. 12. Modular modeling concept and its application to PIN
diode.
Equation (9) cannot be solved analytically, therefore many
different approaches using numerical solutions have been
presented in the literature. The proposed model is based on
the algorithmic approach, i.e. the solution is obtained with
a numerical algorithm. A new efficient centered weighted
essentially non-oscillatory (CWENO) scheme [16] is used
to ensure high computational stability and good accuracy.
After the solution of Eq. (9) is obtained, the negative volt-
age drop in the space charge region can be calculated ap-






where: E is the electric field, ρ is the charge density and
ε is the permittivity.
In order to solve this nonlinear equation, the Newton-
Raphson method has been applied [29].
5. Simulation environment
In the proposed approach, the simulation software runs on
a network server and the user interface is provided by a web
page ensuring data entry point and result presentation. One
should be carefully consider operations to be performed on
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the client side and on the server side [30, 33]. Current
server performance and network bandwidths enable all the
operations to be performed on the server side. The user
receives simulation results in the form he requested and
all he needs to use to develop a simulation environment
is a web browser. This makes the proposed solution as
portable and platform-independent as possible, which can
ease the cooperation between different users. However, in
some situations it may be more suitable to do some data
processing on the client side. Thus, we are considering
a development of some client-side software that could be
used when desired.
The designed simulation environment comprises four main
modules as illustrated in Fig. 13. Computational resources
are provided by means of Apache server running under
Linux operating system. Nevertheless, the code is portable
to Windows and Unix operating systems. Circuit analysis
is performed with a batch-executed simulator that may in-
clude additionally implemented device models. Simulation
results are processed with GNUPlot, providing graphical
data representation. Finally, graphical user interface func-
tions (circuit description and simulation parameters input
point as well as results visualization) have been imple-
mented in PHP code that dynamically generates HTML
pages rendered by the user’s web browser (Fig. 14).
Fig. 13. Structure and data flow of the developed simulation
environment.
Thanks to the proposed solution, simulation and data pro-
cessing can be performed on dedicated servers, therefore
not engaging the computers of end-users. Another advan-
tage is that no additional software has to be installed on the
end-user side. In order to ensure free access to the environ-
ment, it has been based on open source and GNU-licenced
software.
Fig. 14. Designed website – circuit data input (a) and plotted
simulation results (b).
The circuit simulation core has been based on Simulation
Program with Integrated Circuit Emphasis (SPICE) because
of high popularity and strong position of SPICE-like sim-
ulators. This choice ensures wide accessibility of the envi-
ronment.
Because of its open source character, Berkeley SPICE3F5
[26] has been used. This enables constant improvement of
the designed environment by implementation of new device
models and more efficient numerical algorithms. Also, the
simulation core could be customized to meet the require-
ments of the project.
During the development of the presented environment, it
turned out that linearization algorithms implemented in
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Fig. 15. The implemented linearization algorithm – power diode
example.
Fig. 16. Number of diode voltage evaluations using the origi-
nal SPICE3F5 and the new linearization algorithm (calls per mi-
crosecond of simulation time). The calculations were made for
diode reverse and forward recovery (see device current Id and
voltage Vd waveforms).
the original SPICE3F5 were unable to assure numerical
convergence during the simulation of circuits containing
highly nonlinear elements, such as the power diode model
presented. Thus, a better-suited algorithm has been pro-
posed and included in the developed software. During each
iteration, the conductance value is calculated based on
two points from its closest neighbourhood, as presented in
Fig. 15. If convergence problems occur, a simplified algo-
rithm is used. The new algorithm has permitted the number
of calls of the function implementing the diode character-
istics to be decreased, especially when fast dynamic pro-
cesses take place in the device structure (Fig. 16).
Fig. 17. Simulation results – PIN diode reverse and forward
recovery with inductive load: (a) current waveforms; (b) power
dissipation waveforms and average values: 2D – bidimensional
model; built-in – built-in PSPICE power diode model with fitted
parameters; distr. – distributed model included in the presented
package.
Simulation results obtained with the model and the devel-
oped simulation environment described above are presented
in Fig. 17. They show a good agreement with 2D simu-
lations performed with the simulator MOPS [5, 8, 9, 32]
based on the finite-box method, and demonstrate the erro-
neous results obtained with the built-in SPICE diode model
with fitted parameters.
6. Conclusion
In this paper, the most important phenomena in power semi-
conductor devices have been discussed. As a conclusion
concerning power bipolar devices we found that:
– there is a problem with the diffusion (minority carri-
ers),
– the accuracy of computation is very poor when
lumped models are used, therefore new compact
models are very welcome [35],
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– for correct simulation, distributed models are still
necessary.
In order to make the simulation of power devices possible,
a new type of a PIN diode model has been proposed in this
paper. The results obtained seem to be very promising as
far as the accuracy and simulation time are concerned.
In the last part of this paper, a free environment allowing
the electronic circuit design by means of Internet has been
presented. Thanks to the implemented PIN diode model,
users have been given the possibility to simulate a realistic
behaviour of circuits containing power diodes and VDMOS
transistors. One should note that a professional design pro-
cess might require the designer to consider electro-thermal
couplings in power devices [3, 35]. However, it seems that
the developed tool offers new possibilities as compared to
the commercial CAD packages currently available.
The client-server system architecture and the Berkeley
SPICE basis enable the application of the environment in
the education of electronics and facilitate the future devel-
opment of such tools in cooperation with other scientific,
educational or industrial centres, as well as with individ-
ual users worldwide. Future extensions of the environment
are being considered by including models of other power
semiconductor devices.
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Abstract — The paper describes the present status of the
broadband wireline infrastructure consisting of the backbone
core, metro rings, access network, local and storage area net-
works. Examples of various mixed-signal integrated circuits
are described. Based on these considerations required process
and device performance is extrapolated.
Keywords — CMOS, SiGe, InP, networking, WAN, MAN, SAN,
LAN, OEO conversion, cut-off frequency, manufacturability.
1. Introduction – broadband
network today
The convergence of voice, data and video onto a single
network combined with large global consumer and corpo-
rate appetite for internetworking is leading to installation
and upgrading of communication infrastructure worldwide.
The paper reviews recent trends in broadband infrastructure
deployment and shows future possible directions. Network-
ing integrated circuits (ICs), being the nuts and bolts of this
infrastructure build-up, are continuously evolving leading to
very complex electronic devices. The main theme of the
paper is to link dramatic changes in Internet network with
demands placed on IC design, IC processes and device per-
Fig. 1. Conceptual drawing of the broadband network.
formance that are needed in order to continue fuelling this
infrastructure growth.
The complexity of today’s global network infrastructure has
been primarily caused by the use of multiple networks, as
shown in Fig. 1, and multiple protocols:
• Access networks – networks for both consumers
and corporate customers to provide data, video
and voice to all required locations using time-
domain multiplexing (TDM), synchronous opti-
cal network (SONET), and asynchronous transfer
mode (ATM) [1].
• LANs – local area networks that connect PCs, work-
stations, printers and other devices inside a building
or campus, traditionally using Ethernet (10 Mbit/s,
100 Mbit/s and 1 Gbit/s) connections.
• SANs – storage area networks that connect backend
storage disks via high-speed interfaces using primar-
ily fiber channel (1 Gbit/s and 2 Gbit/s) protocols.
• MANs – metropolitan area networks that connect
data and voice traffic at the city level typically us-
ing SONET rings (OC-48/OC-1921).
• WANs (core, backbone) – wide area networks which
connect multiple corporate locations or cities across
long distances. ATM, SONET and IP are used in the
core of the network [2].
Access. Access networks need to carry both voice and
data. Voice is carried using well-known circuit-switching
techniques. Data is carried using multiple different tech-
nologies like TDM, integrated services digital network
(ISDN), ATM, plesio-synchronous digital hierarchy (PDH),
frame relay or digital subscriber loop (DSL). As data needs
to be merged with voice at some point in the network,
ATM is well suited for that purpose, being able to trans-
port reliably voice over SONET (fiber) or over DSL (copper
wire).
The access networks use different media for data trans-
mission: copper twisted pair wires, coaxial cables, op-
tical fibers or simply air in the case of wireless ac-
cess. Digital subscriber loop technology is becoming the
dominant technology for the transmission over the copper
wire, while cable modems are used for transmission over
1OC in SONET indicates optical carrier rate. The bandwidth of OC-48
is 2.488 Gbit/s while that of OC-192 is 9.953 Gbit/s.
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the coaxial cable. As very small percentage of businesses
and households has a direct fiber connection, fiber to the
home (FTTH) technology cannot be effectively deployed.
Instead, fiber to the curb (FTTC) is being considered due
to the progress in passive optical networks (PON) technol-
ogy which uses passive optical splitters to split the optical
signal from fiber to copper wires.
Enterprise. Ethernet rules local area networks. This well
known technology has managed to evolve from 10 Mbit/s
to 100 Mbit/s (fast Ethernet) to 1 Gbit/s (gigabit Eth-
ernet), and now to 10 Gbit/s, in a backwards compat-
ible fashion. Ethernet architects are already discussing
40 and 100 Gbit/s versions of this technology although
practical implementations are probably years away. Due
its popularity and massive deployment in LANs, Ethernet
is cheap. As a result it threatens other protocols in areas
outside LAN. In particular, optical Ethernet (running Eth-
ernet over optical fiber) might become popular in the fu-
ture in the access and metro networks shunning away ATM
and SONET.
Storage. Storage area networking is currently the fastest
growing segment of broadband deployment. While dis-
cussions continue on merits of network attached storage
(NAS) vs. storage area networks, both remain universally
deployed in large and very large corporations to store mas-
sive amounts of corporate data. Fiber channel is the dom-
inant protocol in SANs although iSCSI2 implementations
might threaten that dominant position in the future.
Metro. Current metropolitan infrastructure is primarily
based on SONET rings that carry ATM and IP traf-
fic [3, 4]. Future services might use various other tech-
nologies, such as next-generation SONET, optical Eth-
ernet, multi-service dense wavelength division multi-
plexing (DWDM), or multi protocol Lambda switching
(MPLS) [5, 6]. It needs to be pointed out that the impor-
tant function of metropolitan area networks is also to col-
lect wireless data traffic from third generation (3G) wireless
networks.
Core. Core networks require transmission over long dis-
tances, typically beyond 500 km, preferably beyond
5000 km. In traditional networks repeaters are used to re-
generate signals every 60–80 km [7, 8]. Long span without
repeaters can be also accomplished using optical amplifi-
cation enhanced by pulse shaping and error coding tech-
niques. Optical signals can be restored using Raman or
erbium doped fiber amplifiers (EDFAs). Future optical
techniques of ultra-long haul systems might use solitons,
which, due to their unique properties, can travel in optical
fiber over very long distances. It is also anticipated that op-
tical switching technology, probably based on MEMs struc-
tures, will replace electronic switching in the core of the
network [9].
2iSCSI is a new technology of running IP Internet Protocol over small
computer system interface (SCSI) protocol.
2. Mixed-signal integrated circuits
for broadband communication
Broadband communication ICs are semiconductor chips
that enable processing and transmission of voice, video and
data, in either electrical or optical form, from one location
to another across broadband Internet network.
Fig. 2. Classification of integrated circuits (right), networking
equipment (middle) using open interconnect system (OSI) model
(left).
Figure 2 summarizes the classification of integrated circuits
in broadband networking. The left column shows open
system interconnect (OSI) model hierarchy consisting of
the following layers:
• Layer 0 or media layer. An example of network-
ing technology is wavelength division multiplexing
(WDM), an example of networking equipment is
a WDM terminal, and an example of an integrated
circuit is trans-impedance amplifier (TIA).
• Layer 1 or physical layer. An example of networking
technology is SONET transport, an example of net-
working equipment is SONET add/drop multiplexer
(ADM), and an example of an integrated circuit is
SONET SERDES3.
• Layer 2 or data link layer. An example of network-
ing technology is ATM, an example of networking
equipment is ATM switch, and an example of an
3SERDES – to SERialize and DE-Serialize. MUX/DE-MUX type IC
device that converts parralel data stream into a serial one.
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integrated circuit is ATM cell segmentation and re-
assembly (SAR) device.
• Layer 3 or networking layer. An example of network-
ing technology is IP routing, an example of network-
ing equipment is a core router, while an example of
an integrated circuit is network processor.
After OSI model has been introduced and networking
equipment has been broadly classified, we can discuss the
role of integrated circuits in the networking gear. Integrated
circuits typically perform the following functions:
• Coding, modulation, and amplification of electrical
signals for transmission through physical medium
(optical fiber, twisted pair copper wire, coaxial ca-
ble). Also in reverse direction: de-coding, de-
modulation and equalization for reception of elec-
trical signals. These devices are typically referred
to as physical medium devices (PMDs) and physi-
cal layer devices (PHYs), and are considered to be
Layer 1 devices in the OSI protocol stack. These
devices are either completely analog or mixed-signal
with significant analog content.
• Data formatting into frames or cells using prede-
fined protocols (ATM, Ethernet, fiber channel, etc.).
These devices are typically referred to as framers or
mappers, and are considered to be Layer 2 devices.
These devices are providing digital processing and
the only analog/mixed-signal circuitry they require is
high-speed serial links used for chip-to-chip commu-
nication.
• Data-packet processing. Processing functions in-
clude protocol conversion, packet forwarding, polic-
ing, look-up, classification, encryption, and traffic
management [10–12]. These devices are typically
referred to as network processors, classification en-
gines or traffic managers, and are considered to be
Layer 3 devices. Typically they are purely digital
devices that use highly parallel I/O interfaces.
2.1. PMD and PHY mixed-signal devices
In general, physical medium dependent devices are being
used for I/O interfacing to physical media, like fiber, cop-
per wire or coaxial cable. Typically they are data protocol
independent as they deal only with physical effects and elec-
trical signals. PMDs include devices such as amplifiers for
photo-detectors or drivers for lasers. PMD devices require
analog design expertise.
Physical layer devices are responsible for defining how
the traffic will be transported from one location to an-
other. PHY devices include SONET SERDES blocks,
clock and data recovery (CDR) circuits [14, 15], Ethernet
transceivers [16], cable and xDSL modems chips [17, 18].
The most critical parameters for these devices are related
to timing jitter. PHY devices have to comply with elabo-
rate specification for the amount of jitter being generated
(intrinsic jitter), the amount of jitter the device can toler-
ate at its input (jitter tolerance), and the transfer charac-
teristics of the output jitter vs. applied input jitter (jitter
transfer). Different jitter specifications exist for different
transport technologies (SONET, Ethernet or fiber channel)
making it difficult to implement the same phase-lock loop
design in different devices.
2.2. Optical to electrical to optical conversion
Most of network communication in wide area network is
carried on optical fibers while most networking in local area
networks relies on electronic devices and transport along
electrical wires [13]. As a result, the optical to electrical to
optical (O-E-O) conversion process is required in numerous
places in the modern broadband network. We will use
the O-E-O link example to illustrate further challenges in
mixed-signal IC design. Figure 3 shows an optical module
containing a number of PMD and PHY devices.
Fig. 3. Optical module for O-E-O conversion containing optical
devices (laser and photodiode), analog circuits (laser driver and
trans-impedance amplifier), and the mixed-signal IC.
The optical signal is received by a photo-diode. Both PIN
and avalanche photo diodes (APD) are used for that pur-
pose. Since the photodiode produces photo-current I while
most electronic devices require voltage signal V, the con-
version from I to V is done by a PMD device called trans-
impedance amplifier. While converting from current to
voltage the amplifier also amplifies the signal. It is im-
portant to note that TIA is extremely noise sensitive, as
it deals with very small currents in the range of a few
pico amperes (pA). Due to this noise sensitivity TIA is the
hardest element to integrate with other ICs in the optical
module.
After an I-to-V conversion a voltage signal is ready for
further processing. In some cases the amplitude of the
signal coming out of the TIA is too small and requires ad-
ditional amplification by the limiting amplifier (not shown
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in Fig. 3), the output of which will provide constant signal
amplitude regardless of the strength of the optical signal
being converted. The limiting amplifier is another example
of a PMD device.
The signal from the limiting amplifier is received by the
clock and data recovery block inside SERDES IC. The CDR
block recovers the clock from the NRZ data stream using
analog phase-lock loop techniques. The jitter tolerance of
a CDR is typically the most challenging parameter to be
met in commercial products, because it has to comply with
stringent networking standards4. After clock recovery, the
signal needs to be de-serialized to lower rates. The cir-
cuitry that performs this function is called a de-multiplexer
(de-mux) or de-serializer, and is also typically a part of the
SERDES IC. Using the recovered clock and lower speed,
further digital processing of the parallel data can be per-
formed in a follow-up Layer 2 digital device.
Similar processing occurs in the reverse, egress direction.
The data generated by a Layer 2 device is being serial-
ized using a multiplexer (mux) or serializer device. Clock
multiplication unit (CMU) is used to generate high purity
reference clock for data transmission. The entire SERDES
operation is summarized in Fig. 4.
Fig. 4. Schematic block diagram of SERDES IC device that in-
corporates analog I/O receive and transmit blocks, clock and data
recovery (CDR), clock multiplication phase-locked loop (CMU),
mux and de-mux, and parallel digital I/O block. FF indicates
a flip flop, as two critical flip-flops are shown that are used to
re-time the data in the transmit direction and clean up the receive
data using the CDR supplied recovered-clock.
The data transmitted from SERDES reaches a PMD device
called a laser driver. The laser driver in turn modulates the
laser itself, effectively converting the electrical signal into
an optical one.
A laser driver has to meet very specific requirements that
are somewhat different from those imposed on other PMD
4Each networking protocol, like SONET or Ethernet, defines different
criteria for jitter requirements.
components. It has to operate at the same high-date rate
as other devices but it must deliver higher voltage swings
as well. The requirement for higher voltage swing is due
to currently available laser structures. For example, con-
ventional Mach-Zehnder (MZ) or eletro-absorption (EA)
structures require voltage swings of 5 V or more to achieve
very good extinction ratio.
3. Device requirements
for broadband circuits
While the current broadband infrastructure runs at the rates
of up to 10 Gbit/s, the future network will require process-
ing at 40 Gbit/s and beyond [19, 20]. It is generally ac-
cepted that 40 Gbit/s data rates are currently in the realm
of SiGe, GaAs or InP technologies due to their fundamen-
tal device properties (high mobility, transconductance and
breakdown) [21]. However, for a given technology node,
the mainstream CMOS technology shows potential com-
petitive advantages in terms of cost, level of integration
and power dissipation as technology scaling enables both
increased functionality and speed (frequency) in integrated
circuits. It is vital to predict at which point CMOS perfor-
mance will be sufficient to produce 40 Gbit/s circuits.
Cut-off frequency fT is a critical parameter for transistor
performance. It is defined as the frequency at which the
transistor voltage gain becomes unity; fT is frequently used
for speed comparison between various semiconductor pro-
cesses. Figure 5 presents fT data for NMOS, PMOS and
SiGe HBT transistors as a function of lithographic feature
size [20].
Fig. 5. Cut-off frequency data as a function of lithographic
feature size for NMOS, PMOS, and SiGe npn transistors.
The plots in Fig. 5 represent measured data up to 0.13 µm
and simulation-based extrapolated data up to 90 nm. All
MOSFET and SiGe HBT measured data represent maxi-
mum fT at the best possible bias point. For MOSFETs
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the optimum bias point is: VGS = VDS = VDD. For example,
in a 0.13 µm NMOSFET at VDS = 0.4 V and VGS = 0.65 V
(low bias) the measured fT is 70 GHz, while the maximum
cut-off frequency is around 80 GHz. It is interesting to
note that even at low bias MOSFET cut-off frequency is
still higher than that of SiGe HBT biased at VCE = 0.4 V.
Some interesting observations can be drawn from Fig. 5.
First, NMOS device has a 2 × speed advantage over PMOS.
This well-known result reminds us that all fast CMOS cir-
cuits will continue to rely on NMOS design in high-speed
paths of operation using PMOS devices only for biasing
and loading. Second, SiGe devices retain a 2 × speed ad-
vantage over NMOS transistors. Or, to put it in a different
perspective, CMOS process is behind SiGe, typically by
two generations.
It is instructive to compare the predictions of the Inter-
national Technology Roadmap for Semiconductors (ITRS)
with the measured data [20]. This comparison is presented
in Table 1.
Table 1
Cut-off frequency versus process feature size∗
Cut-off Cut-off Cut-off
Process feature frequency frequency frequency
size [nm] [GHz] [GHz] [GHz]
ITRS 1999 ITRS 2001 data from
Fig. 2 [20]
180 20 – 50
150 25 132 –
130 30 149 80
90 40 225 –
65 – 371 120
∗ Data compiled from International Technology Roadmap
for Semiconductors presented in 1999 and 2001. The data
from reference [20] is included for comparison.
Clearly, the predictions made in 1999 were very pessimistic,
while the subsequent correction in 2001 overly optimistic.
In fact, a comparison between ITRS 1999 and ITRS 2001
indicates astonishing differences – the values predicted
in 2001 are approximately 5 times higher than those pre-
dicted in 1999 for the same feature size.
4. Process requirements
In the recent years advanced CMOS processes could com-
pete with early SiGe implementations as the cost of mask
making was not a major economic factor. For example,
0.18 µm CMOS was competitive to 0.35 µm SiGe process
by virtue of offering similar performance in a well-known
CMOS design and process environment. This trend might
change in the future as the cost of mask making rapidly in-
creases with feature size reductions5. With non-recurring
engineering charges (NRE) for mask making reaching over
one million dollars for 90 nm CMOS process it will likely
be more cost effective to manufacture ICs in 0.18 µm SiGe
process rather than in 90 nm CMOS. Based on the cut-off
frequency data presented in both processes one can ex-
pect similar high-frequency performance. The only appli-
cation driving the 90 nm CMOS process option would be
digital devices with extremely high (over 10 million) gate
count.
The operation frequency of real circuits is lower than the
pure device speed metrics because real circuits have to
drive a heavy fan-out load in addition to device and in-
terconnect parasitics. One popular circuit speed metric for
high performance microprocessor design is the FO4 delay,
where a CMOS inverter drives a load of fan-out of four.
Although FO4 delay is a different parameter than fT , both
are very strongly correlated. For clarity we will continue
to use the cut-off frequency fT as a measure of the speed
of the process.
Without design innovations, the achievable operation fre-
quency of circuits is around fT /10. With some design in-
novations it is possible to design circuits up to fT /4. In
fact a review of the papers published in the Journal of
Solid-State Circuits during the last 5 years indicates that
state-of-the-art circuits have their frequency of operation
somewhere between fT /10 and fT /2. However, it has to
be pointed out that some of the circuits published in the
literature are of academic nature, and are not proven to
work across PVT (process, voltage, temperature) or lack
experimental evidence as they are simulation based only.
It is therefore reasonable to assume that for commercial
products with reasonable yield the maximum frequency of
operation is limited by fT /4.
Using this fT /4 metric and the results of Fig. 5 we can draw
the following conclusions:
• 10 Gbit/s circuits can be fabricated in the 0.18 µm
CMOS process with fT of 50 GHz (there are in fact
commercial products which accomplish this perfor-
mance).
• 20 Gbit/s circuits can be fabricated in the 0.13 µm
CMOS process with fT of 80 GHz (although com-
mercial demand for 20 Gbit/s circuits is not clear).
• Even the 65 nm CMOS process with fT of 120 GHz
might not be fast enough to manufacture 40 Gbit/s
circuits. On the other hand advanced SiGe process
at 0.18 µm has fT of 160 GHz, which should be
sufficient for 40 Gbit/s applications.
The simple fT /4 metric can obviously be used only as a ba-
sic figure of merit. More detailed considerations are re-
quired, in particular for modern CMOS processes which
use strained silicon and silicon on insulator (SOI) options.
5Typically NRE charges for mask making double from generation to
generation.
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In fact, one can argue that for analog circuits the maxi-
mum frequency of oscillations fmax6 is equally important
in the determination of the maximum frequency of circuit
operation.
Further improvements in MOSFET cutoff and, especially,
oscillation frequencies can be achieved using SOI sub-
strates, which increase channel mobility, gate control of the
channel and significantly reduce source-bulk and drain-bulk
capacitance [22]. The latter two are the dominant capac-
itive elements in Si MOSFETs at 130 nm and below, and
cannot be properly scaled in bulk CMOS processes. Fur-
ther 30% to 50% improvement in both electron and hole
mobilities can be accomplished by using strained Si and
SiGe channels on virtual substrate wafers. It is likely that
a 90 nm SOI CMOS process incorporating strained silicon
channels and reduced parasitic back-end will be adequate
for 40 Gbit/s CDR blocks and SERDES ICs operating with
full-rate 40 GHz clocks and sub 1.2 V supply.
CMOS scaling down to 90 nm exacerbates several well-
known challenges. For digital applications, these include
short channel effects, controlling threshold voltage and
exponentially increasing leakage currents due to both
source/drain and gate currents. For analog circuits addi-
tional challenges include IV linearity, low noise character-
istics, and transistor matching. To solve these challenges
new transistor structures will likely be needed for the 65 nm
process generation and below. These include, but are not
limited to, ultra-thin body SOI, band-gap engineered tran-
sistors (strained Si and SiGe), FinFETs or vertical struc-
tures. Only these new structures offer hope of reaching
100 Gbit/s rates in silicon, otherwise InP based devices
will have to be used to overcome that speed barrier.
Fig. 6. The cut-off frequency fT and the maximum oscillation
frequency fmax for 1 µm × 4.2 µm InP and 0.2 µm × 10 µm
SiGe HBTs.
To show the potential behind InP technology Figs. 6 and 7
show the measured fT and fmax data for various high-speed
6The maximum frequency of oscillations fmax is defined as the fre-
quency at which power gain is equal to 1.
devices. Figure 6 contains the data for 1 µm×4.2 µm InP
and 0.2 µm×10 µm SiGe HBTs. The InP device achieves
higher maximum cut-off frequency of 170 GHz compared
to 160 GHz for the SiGe device, and significantly higher
maximum oscillation frequency of 200 GHz compared to
130 GHz for the SiGe device.
Fig. 7. The cut-off frequency fT and the maximum oscil-
lation frequency fmax 0.13 µm × 20 µm silicon NMOSFET,
0.15µm× 50 µm GaAs PHEMT and 1 µm× 4.2 µm InP HEMT.
Figure 7 contains similar data for 0.13 µm × 20 µm sil-
icon NMOSFET, 0.15 µm × 50 µm GaAs PHEMT 7 and
1 µm × 4.2 µm InP HEMT. Although the slowest among
all the devices shown, NMOSFET exhibits a pretty good
high-frequency performance with the peak cut-off fre-
quency of over 80 GHz and the maximum frequency of
oscillations of 110 GHz. Finally, although not shown in
Figs. 6 and 7, it needs to be mentioned that 0.1 µm InP
HEMT device achieves fmax of over 300 GHz.
5. Design for manufacturability (DFM)
of mixed-signal IC’s
Intensive scaling down of transistor/wire feature size and
supply and signal voltage levels in ICs generates enhanced
interest in circuit manufacturability and yield. This has be-
come of particular importance for analog and mixed-signal
blocks of CMOS IC systems that are much more sensitive
to noise and process variations than digital parts.
The classical yield-optimization approaches developed for
digital ICs focus on taking into account the effects of man-
ufacturing defects (lithography defects or spot defects) and
manufacturing process variations that result in a spread of
electrical performance. Spot defects are quite reliably mod-
eled as spots of extra or missing material, introduced into
the process by the inaccuracies of technological operations.
7HEMT – high electron mobility transistor, a popular high-speed struc-
ture for III-V based transistors.
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These spot defects can cause shorts or/and breaks in ICs,
causing catastrophic defects that degrade IC yield. Possi-
ble yield degradation due to spot defects can be evaluated
using the critical area approach [23, 24]. This methodol-
ogy requires adetailed knowledge of defect size distribution
in a given technology and circuit layout. Currently, this
method finds application in evaluating the potential yield
of digital cell libraries offered by different vendors [25].
Estimation of IC yield that takes manufacturing process
variations into account should be based on measured pro-
cess statistics and physical layer (device and circuit level)
models that allow statistical modeling of circuit perfor-
mance versus statistical process variations. This method-
ology is focused on predicting parametric yield, i.e. the
yield resulting from the variation of electrical perfor-
mance. The Monte-Carlo simulation [26] approach is usu-
ally computationally-intensive, which limits its applica-
tion to circuits containing a relatively small number of
MOS transistors. The corner analysis is a simplified way
that takes manufacturing process variations into account
and includes them sufficiently early in the circuit simula-
tion; it is the one that is practically used throughout the
industry.
In digital circuitry spot defects are the major source of
catastrophic yield loss. However, the mixed-signal circuits
featuring layout with usually larger feature sizes and not as
densely packed as digital circuits, are much less affected
by spot defects. Instead, they are more prone to parametric
faults (and, as a result, parametric yield loss) that originate
from such factors as manufacturing process variations, cir-
cuit layout (producing various parasitics), or digital noise
propagation through the substrate. Consequently, the pre-
dictability of the parametric yield of mixed-signal blocks
should include a concerted effort totake suspected yield-
degrading effects into account as early as possible in the
design flow.
It is expected that corner analysis will remain a valuable
design tool to estimate the parametric yield of mixed-signal
circuits. The validity of this analysis depends to a large ex-
tend on the quality of corner models. Most of the corner
models used in the industry reflect 3-s (s = standard de-
viation) changes in the digital circuit performance (usually
speed vs. power consumption) due to process variations.
These models are also routinely used for evaluating the
manufacturability of mixed-signal circuits. How adequate
they are for the mixed-signal circuits, remains an open ques-
tion. New corner models reflecting changes in mixed-signal
performance would be more adequate for more accurate
parametric yield prediction.
Our experience in mixed-signal CMOS design shows that
circuit layout has been one of the major factors contribut-
ing to circuit performance and circuit sensitivity [27]. Dif-
ferent layout styles may result in different parasitics and
different defect tolerances. Considering different layout so-
lutions requires multiple layout designs, followed by layout
extraction and post-layout simulation – a scenario that can
not be easily achieved under the time to market pressure.
It is believed, however, that this limitation can be mitigated
through the automation of layout design of CMOS mixed-
signal blocks.
Designing a high quality analog and mixed-signal circuit
layout requires usually a human expert and is not a quick
procedure. On the other hand, any attempt to automate
the process must rely on some degree of layout regularity.
But the regularity may be hard to achieve in mixed-signal
circuits, where most of the MOS transistors have unique
aspect ratios (W/L), and many of the transistors must have
their I-V characteristics matched. The solution lies in adapt-
ing the fully-stacked analog CMOS layout approach [28].
In this technique, MOS transistors are placed in stacks, fre-
quently sharing their sources and drains to minimize par-
asitic capacitances associated with implanted source/drain
regions. Placing MOS transistors in stacks becomes possi-
ble due to initial transistor splitting along the channel width,
so that a single MOS transistor featuring the channel width,
W , is implemented as a parallel connection of NMOS tran-
sistor segments, each featuring channel width of W/N. The
fully-stacked CMOS layout technique exploits grouping of
MOS transistor segments with similar channel widths into
stacks of equal height, that can be later positioned using
one of the known placement and routing techniques. The
fully-stacked CMOS layout allows also precise MOS tran-
sistor matching using common-centroid geometry.
Early attempts [29] to automate mixed-signal CMOS IC
layout design aimed at making use of the fully-stacked lay-
out that – by its own nature – minimized drain-substrate
and source-substrate p-n junction capacitances. But it is not
only the capacitances that need to be minimized. A very
compact fully-stacked layout usually requires a more com-
plex metal interconnection pattern. Since metal intercon-
nects constitute another source of parasitic capacitances, the
challenge is in making an intelligent tradeoff between the
compactness of the fully-stacked layout and the number and
lengths of metal interconnects, which is a tradeoff between
p-n junction capacitances, and metal wire-to-substrate ca-
pacitances. The new methodology [30] proposes to use an
automated layout design tool to generate multiple layouts
of the same circuit, followed by a post-layout extraction
and circuit simulation to evaluate circuit performance, and
to choose the most effective layout solution. The same ap-
proach can be coupled in future with the manufacturability
analysis of mixed-signal CMOS ICs.
As mixed-signal circuits grow in complexity, the need
for development of behaviour-level models of mixed-signal
blocks rises dramatically. These models can aid in efficient
mixed-signal system design through proper system parti-
tioning and mixing behaviour-level and circuit-level sim-
ulation within the same CAD tool. Behavioural models
can be customized to allow statistical simulation, as well
as noise modeling. However, technology-specific system
implementations do require substantial model building and
model characterization activity to fully utilize potential ben-
efits that come from the use of behaviour-level design for
manufacturability.
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Abstract — Most applications for radio frequency/microwave
(thereafter called RF) transistors had been military oriented
in the early 1980s. Recently, this has been changed drastically
due to the explosive growth of the markets for civil wireless
communication systems. This paper gives an overview on the
evolution, current status, and future trend of transistors used
in RF electronic systems. Important background, develop-
ment and major milestones leading to modern RF transistors
are presented. The concept of heterostructure, a feature fre-
quently used in RF transistors, is discussed. The different
transistor types and their figures of merit are then addressed.
Finally an outlook of expected future developments and appli-
cations of RF transistors is given.
Keywords — microwave devices, RF devices, heterostructures,
HEMT, HBT, frequency limits, RF CMOS.
1. Introduction
Currently RF electronics is most likely the fastest growing
segment of semiconductor industry. This is due to the ex-
plosive growth in the wireless communications market dur-
ing the past 10 years. Currently, there is a string of further
applications which are either already commercially avail-
able or are expected to come to market in the near future.
Examples are the 3rd generation cellular phones with ex-
tended functionality (e.g. mobile internet access), satellite
communication services such as direct broadcast satellite
(DBS) and local multipoint distribution system (LMDS),
and local area networks such as wireless local area network
(WLAN) and wireless personal area network (WPAN), also
known as Bluetooth.
About 20 years ago, the situation was much different. Dur-
ing that time, RF electronics was somewhat mysterious,
and their applications had been mainly military (e.g. se-
cure communications, electronic warfare systems, missile
guidance, control electronics for smart ammunition, radars)
and the funding for their development came mainly from
government agencies. In the first half of the 1980s, satellite
television using low-noise transistors operating at 12 GHz
in the receiver front-ends emerged as the first civil appli-
cation of RF transistors with a market volume worth men-
tioning.
The backbone of RF systems is high-speed transistors
with the capability of operating at GHz frequencies. In
the following sections we will introduce important figures
of merit (FOMs) of RF transistors and cover the evolution
of these devices. This will be followed by the discussions
of different types of RF transistors and major milestones
of their development. Finally, the year 2003 state of the
art of RF transistors will be highlighted, and an outlook
of expected future development will be given.
2. RF transistor FOMs
The term RF stands for radio frequency and is com-
monly designated as electromagnetic waves with frequen-
cies around and above 1 GHz. Thus RF transistors are
devices with the capability to operate and amplify signals
at GHz frequencies.
RF transistors are used in a large number of different cir-
cuits, such as low-noise and power amplifiers, mixers, os-
cillators, frequency converters, etc. Although the require-
ments on transistor performance differ from application to
application, RF transistors in general can be divided into
two groups: small-signal low-noise transistors and power
transistors. For low-noise transistors, very low noise in the
transistor and high operating frequency are desired, while
power transistors are designed for high output power at high
operating frequency.
Fig. 1. Current gain, unilateral power gain, and extrapolated fT
and fmax of a GaAs MESFET. Data taken from [4].
RF engineers use several different FOMs to characterize
transistors. These FOMs are the characteristic frequencies
including the cutoff frequency fT and maximum frequency
for oscillation fmax, the minimum noise figure NFmin, and
the RF output power Pout [1, 2]. The cutoff frequency is
the frequency at which the small signal current gain of
the transistor, h21, becomes unity (i.e., 0 dB). The max-
99
Juin J. Liou and Frank Schwierz
imum frequency of oscillation, on the other hand, is the
frequency at which the unilateral power gain of the tran-
sistor, U , becomes unity. Both h21 and U are frequency
dependent and roll off with a slope of −20 dB/dec at high
frequencies. Figure 1 shows the measured h21 and U of
a typical RF transistor. As can be seen, fT and fmax can
be estimated by extrapolation of the lower frequency data
to the frequency axis using the known −20 dB/dec slope.
This practice is not only convenient but in some cases in-
evitable because of the frequency limit of the measurement
equipment. P. Greiling [3] stated in his review of the his-
tory of GaAs field-effect transistor (FET): “For those of us
associated with this technology, this measurement problem
always seems to exist. We are in a catch 22 situation in
which we are developing circuits for instruments that are
needed to measure the circuits we are developing”.
3. Period between 1960 and 1980
Since the invention of the bipolar junction transistor (BJT)
in 1947, device engineers have devoted a lot of efforts to
increase the speed and operating frequency of transistors.
The first transistors capable of amplifying signals in the
frequency range around 1 GHz were Ge BJTs developed
in the late 1950s. Soon after that, Si and GaAs BJTs had
been exploited for high-frequency applications, and the
Si BJT became the dominating transistor type in RF elec-
tronics [5]. In 1970, the state of the art Si BJTs showed
minimum noise figures of 1.3, 2.6 and 4 dB at frequen-
cies of 1, 2, and 4 GHz, respectively, and output powers
of 100, 20, and 5 W at frequencies of 1.2, 2, and 4 GHz,
respectively [5].
Fig. 2. State of the art Si BJTs and GaAs MESFETs in terms of
the minimum noise figure reported in 1980.
The development of GaAs BJTs, however, had only limited
success. By 1968, the interest in these transistors declined
and the research activities stopped [6]. More success had
achieved for GaAs FETs, however. In 1966, C. Mead pre-
sented the first GaAs metal-semiconductor FET (MESFET)
and laid the foundation for a revolution in RF electron-
ics [7]. One year later, a GaAs MESFET with fmax of
3 GHz was reported [8]. In 1970, a GaAs MESFET with
a record fmax around 30 GHz was obtained [9], which
clearly exceeded the performance of any other transistor
type at that time, and in 1973 the 100 GHz fmax mark was
reached [10]. Both low-noise and power GaAs MESFETs
became commercially available in the mid 1970s.
Si BJTs and GaAs MESFETs were the only RF transistor
types available in the late 1970s. Si BJTs were commonly
used at frequencies below 4 GHz, whereas in the frequency
range between 4 and 18 GHz the GaAs MESFET was the
device of choice. Figure 2 shows the minimum noise fig-
ures of Si BJTs and GaAs MESFETs developed in this
period.
4. Period between 1980 and 2000
4.1. Development of III-V HEMTs
In the late 1970s experiments at Bell Labs revealed
the existence of a two-dimensional electron gas (2DEG)
in epitaxially grown heterostructures consisting of undoped
GaAs and n-doped AlGaAs. Both materials have the same
lattice constant, thus resulting in a lattice matched het-
erostructure. The measured electron mobility in the 2DEGs
was much higher than that in bulk GaAs [11]. The underly-
ing physics is shown in Fig. 3. Electrons transfer from the
conduction band of the doped AlGaAs to the energetically
lower conduction band of the undoped GaAs. This transfer
creates an electric field and band bendings at the heteroin-
terface. The transferred electrons are confined in a narrow
potential well on the GaAs side and are spatially separated
from the donor ions. Thus ionized impurity scattering is
largely suppressed, a mechanism leading to a high electron
mobility.
Fig. 3. Band diagram of the AlGaAs/GaAs heterostructure in
HEMTs.
Engineers were interested in developing a transistor struc-
ture taking the advantage of high 2DEG mobility. The basic
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idea came again from Bell Labs [12], but the first suc-
cessful realization of such a device was reported by re-
searchers at Fujitsu [13]. The Bell group called their de-
vice selectively doped heterostructure transistor (SDHT),
while the name of the Fujitsu device was high electron
mobility transistor (HEMT). The naming of this transistor
became even more confusing because other groups report-
ing experimental transistors of the same kind called their
devices modulation doped FET (MODFET, University of
Illinois, Rockwell) and two-dimensional electron gas FET
(TEGFET, Thomson). The name HEMT prevails and is
widely used by the RF community.
Early HEMTs consisted of the AlGaAs/GaAs material sys-
tem. They showed better RF performance compared to
GaAs MESFETs, especially in terms of minimum noise
figure and output power, but the performance improvement
was less than anticipated. One of the targets in HEMT de-
sign is the combination of a high electron mobility µ0 with
a high 2DEG electron sheet density ns. It was found later
that, by replacing the GaAs layer with an InGaAs layer, the
product µ0×ns can be considerably increased. Thus, in the
mid 1980s, the AlGaAs/InGaAs heterostructure was intro-
duced in HEMTs, and the most prominent types are the
AlGaAs/InGaAs/GaAs and InAlAs/InGaAs/InP HEMTs.
The lattice constant of InGaAs is larger than that of AlGaAs
and GaAs. When grown on GaAs substrate, the atoms of
the InGaAs layer can be adjusted to accommodate the GaAs
lattice, thus resulting in a strained layer (frequently called
pseudomorphic layer), provided the InGaAs layer is thinner
than the so-called critical thickness tc. For In0.2Ga0.8As lay-
ers, which are typical for the GaAs pseudomorphic HEMT
(PHEMT), tc is about 20 nm. The heterostructure system
In0.52Al0.48As/InxGa1−xAs grown on InP substrate is lat-
tice matched for x = 0.53. A further increase in the In
content, i.e. x > 0.53, results in a strained layer as well.
Figure 4 shows the reported µ0 × ns products for various
heterostructures, which clearly demonstrates the advantage
of high In-content layers [14].
Fig. 4. Product µ0 × ns versus In content in different HEMTs:
lm – lattice matched, pm – pseudomorphic, mm – metamorphic.
GaAs PHEMT became commercially available in the early
1990s and are now in widespread use for both low-noise
and power amplifications. Figure 5 shows the reported fT
and fmax of GaAs PHEMTs [14].
Fig. 5. Reported fT and fmax versus gate length for different
GaAs PHEMTs.
Although InP HEMTs show even better RF performance
compared to GaAs PHEMTs, these transistors still await
for commercialization. The main reasons are the low de-
gree of maturity of InP technology and the InP substrates,
which are expensive and available only in small diameters.
Nevertheless, InP HEMTs possess the lowest noise figures
and the highest operating frequencies among all field-effect
transistors.
4.2. Development of III-V HBTs
The basic idea to use a heterostructure in bipolar transis-
tors is almost as old as the bipolar transistor itself. In 1948,
W. Shockley described the advantage of a bipolar transistor
consisting of a wide bandgap emitter and a narrow bandgap
base [15]. The physical effect exploited in a heterostruc-
ture bipolar transistor (HBT) is shown in Fig. 6. Because
of the bandgap difference at the emitter-base heterjunction,
electrons moving from the emitter to the base encounter
a smaller energy barrier to be surmounted compared to
that to be surmounted by holes moving from the base to the
emitter. Thus, hole injection into the emitter is effectively
reduced. This effect allows for the realization of a very
thin and highly doped base layer, thereby leading to a short
base transit time and low base resistance. As a conse-
quence, HBTs with extremely high fT and fmax values are
possible.
It took more than 30 years to materialize Shockley’s idea
in practical devices, as the advance in epitaxial growth
technology, especially the development of molecular beam
epitaxy (MBE), allowed for the growth of high-quality
heterostructures and the realization of GaAs HBTs in
the early 1980s. To date, GaAs HBTs with AlGaAs and
InGaP emitters are commercially available and used mostly
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Fig. 6. Band diagram of the AlGaAs/GaAs heterostructure
in HBTs.
for power amplification in wireless communication sys-
tems.
Much effort has also been spent on the development
of the InP HBT, which consists of an InAlAs emitter,
InGaAs base, and either InGaAs or InP collector. InP HBTs
show higher f ′T s and f
′
maxs than GaAs HBTs but are not
yet commercially available. Recently an interesting and
novel InP HBT utilizing the substrate transfer has been re-
ported [16]. This concept dramatically reduces the size
of the extrinsic transistor, which minimizes the collector-
base capacitance, and results in an extremely high fmax.
A transferred substrate HBT with an extrapolated fmax of
more than 1 THz has been reported [17]. This is the high-
est fmax ever obtained from a three-terminal semiconductor
device.
Because of economical reasons, it is always desirable to use
Si-based devices instead of III-V devices, provided that the
performance of the Si-based devices is adequate. A major
step to use Si-based transistors at frequencies above 4 GHz
was the development of SiGe HBTs. These transistors
consist of a strained SiGe base layer embedded between
the Si emitter and collector. The first SiGe HBT was
reported in 1987 [18], and the RF performance of SiGe
HBTs has improved continuously since. Currently SiGe
HBTs are commercially available, and both fT and fmax
of advanced laboratory SiGe HBTs are exceeding the
300 GHz mark.
4.3. Further developments
Three directions in RF transistor research during the 1990s
are worth mentioning. The first is the availability of the
Si MOSFET as an RF device. Despite the fact that the Si
MOSFET had not been considered seriously in the past for
RF applications due to its relatively low speed, the contin-
uous scaling and increasing maturity of short-gate Si MOS
technology in recent years has led the MOSFET to become
a strong candidate for applications in the lower GHz range.
In fact, the topic RF CMOS was frequently discussed
at all major device conferences around the world since
the mid-1990s. Meanwhile Si laterally diffused MOSFET
(LDMOSFET) for high-power applications up to 2.5 GHz
and small-signal RF CMOS circuits are commercially
available.
The second direction is the investigation of wide bandgap
semiconductors, such as SiC and III-nitrides, for use in
RF power transistors with large output powers in the GHz
range. The wide bandgaps of these materials (3.2 eV
for SiC and 3.4 eV for GaN compared to 1.1 eV for
Si and 1.4 eV for GaAs) result in high breakdown
fields and high operating temperatures for wide bandgap
transistors. Most prominent devices are SiC MESFETs
and AlGaN/GaN HEMTs. SiC MESFETs became commer-
cially available in 1999, and AlGaN/GaN HEMTs with fT
and fmax exceeding 100 GHz and extremely high output
power densities (output power per mm gate width) have
been reported.
Finally, the so-called GaAs metamorphic HEMT (MHEMT)
should be mentioned [19]. The key feature of this transistor
is an InGaAs channel layer grown on GaAs substrates with
an In content higher than that used in GaAs PHEMTs. This
is done using a thick relaxed InGaAs buffer layer serving as
a relaxed pseudosubstrate for the actual device layer grown
on top of the buffer. The main advantage of the metamor-
phic approach is that inexpensive GaAs substrates can be
used to obtain InP HEMT like performance.
Furthermore, the conventional Si BJTs and GaAs MES-
FETs have been improved in terms of RF performance and
maturity.
Fig. 7. Major milestones for the evolution of RF transistors.
Figure 7 summaries the major milestones of the evolution
of RF transistors during the past four decades.
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5. State of the art
of RF transistors – 2003
During the more than 40 years of RF transistor develop-
ment, the operating frequency has been increased continu-
ously. This became possible by shrinking the critical de-
vice dimensions, introducing heterostructures, and exploit-
ing the properties of new semiconductor materials.
Table 1 lists the state of the art performance in terms of fT
and fmax for different types of RF transistors. Two remarks
should be made in regard to the values in Table 1. First,
the fT – fmax pairs do not necessarily belong to the same
transistor. Second, the values represent the performance of
laboratory test devices. Commercial devices possess lower
fT and fmax values, because for these devices not only high
performance but also cost, yield, and reproducibility are of
concern.
Table 1
State of the art of RF transistors in terms
of fT and fmax
Transistor type fT [GHz] Ref. fmax [GHz] Ref.
GaAs MESFET 168 20 177 21
AlGaAs/GaAs HEMT 113 22 151 23
GaAs PHEMT 152 24 290 25
InP HEMT 562 26 600 27
SiC MESFET 22 28 50 28
AlGaN/GaN HEMT 121 29 195 30
Si MOSFET 245 31 193 32
SiGe HBT 350 33 338 34
GaAs HBT 156 35 350 36
InP HBT 377 37 478 38
InP HBT (TS) 300 39 1080 17
TS – transferred substrate.
To date, InP transistors possess the highest f ′T s, the high-
est f ′maxs, and thus the highest operating frequencies of all
transistor types. InP HEMTs show the lowest noise figure
among all RF transistors. Minimum noise figures below
1 dB at 60 GHz and of 1.2 dB at 94 GHz have been re-
ported for InP HEMTs having a 0.1 µm gate length [40].
GaAs MHEMTs show only slightly higher noise figures
than InP HEMTs. State of the art GaAs PHEMTs with
noise figures less than 1 dB up to 30 GHz have been re-
ported [41]. In general, FETs are less noisy compared
to bipolar transistors. On the other hand, bipolar transis-
tors possess higher output power densities (both per unit
chip area and per mm device width) than field effect tran-
sistors. For example, output power densities of 10 mW
per µm2 emitter area and 30 W per mm emitter length
have been achieved in a GaAs HBT [42]. In the case of
power FETs, wide bandgap FETs demonstrate the highest
output power densities up to 20 GHz. An AlGaN/GaN
HEMT with 11.2 W/mm at 10 GHz has been realized [43].
Currently the total output power of AlGaN/GaN HEMTs
is, however, still lower compared to SiC MESFETs and
III-V power HEMTs. Work is under way to realize large
area AlGaN/GaN HEMTs with high output powers. The
only transistor types delivering useful output power above
60 GHz are GaAs PHEMTs and InP HEMTs. A main draw-
back of InP HEMTs is the low breakdown voltage stemmed
from the narrow bandgap of the In-rich InGaAs layers.
6. Future outlook and developments
During the 1970s and 1980s, military applications domi-
nated RF electronics, and the device performance was the
major concern while the economical factor played only
a secondary role. The situation has changed dramatically
recently, as the new global political situation in the 1990s
has led to considerable cuttings in the military budgets.
Furthermore, a strong shift to consumer applications is tak-
ing place. Thus, the design philosophy for most RF systems
has changed from “performance at any price” to “sufficient
performance at lowest cost”.
Prior to 1980, only two transistor types (Si BJT and GaAs
MESFET) existed. In 2003, a large variety of differ-
ent competing devices and technologies is available, in-
cluding Si CMOS, Si BJT, SiGe HBT, GaAs MESFET,
GaAs HEMT, GaAs HBT, InP HEMT, InP HBT, and wide
bandgap FETs. Each of the different transistor types has
certain advantages and disadvantages in terms of maturity,
cost, and performance. The situation of the circuit designer
can be described by “the wider the choice, the greater the
difficulty”. In the mass consumer markets (operating fre-
quencies up to 2.5 GHz), all technologies can compete, but
Si-based technologies have a clear cost advantage. Most
applications above 2.5 GHz belong to GaAs-based transis-
tors (MESFET, HEMT, HBT). High-performance applica-
tions above 40 GHz are dominated by InP-based transistors.
The role of RF CMOS is expected to grow in the future.
The upper frequency limits of Si-based technologies will
increase, due to the MOSFET scaling and the use of SiGe
HBTs. The importance of GaAs PHEMTs and HBTs will
continue to grow as well. For some specific applications,
the commercial use of InP devices can be expected. On
the other hand, the market share of the GaAs MESFET is
shrinking, and this trend will continue for many years to
come.
We conclude with two simple statements. First, in the fore-
seeable future, the dynamic growth of RF electronics will
continue and new applications will emerge. Second, RF
transistors are no longer exotic but becoming more and
more mainstream devices.
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Regular paper Photonic crystal fibre
characterisation with the method of lines
Igor A. Goncharenko and Marian Marciniak
Abstract — Photonic crystal fibres are longitudinally uniform
fibres in which in lateral directions periodic refractive index
changes occur. Two basically different light guiding mech-
anisms occur in crystal fibres: index guiding and bandgap
guiding. In the paper different modelling methods have been
evaluated when applied to photonic crystal fibres. In par-
ticular, the method of lines has been shown to be effective
and reliable for both classes of photonic crystal fibres. High
accuracy results for optical field distribution and dispersion
characteristics in a photonic crystal fibre have been achieved
with the method of lines.
Keywords — optical crystal fibres, photonic bandgap, method
of lines.
1. Introduction
Optical fibres are actually regarded as the best available
transmission medium in telecommunications. In addition,
a growing number of very successful attempts to exploit fi-
bres for optical signal processing purposes has to be noted
recently. In silica glass fibres used actually in telecommu-
nications the guiding of the light is assured by refractive
index increase within the core region in comparison with
surrounding cladding of the fibre. This is referred to in the
literature as the “index guiding” principle and it results in
specific transmission characteristics of the fibres as disper-
sion, single-mode vs. multimode transmission depending
on the wavelength of the light, and several other.
Recently a new class of fibres based in “bandgap guiding”
principle receive a lot of attention. Those are photonic
crystal fibres, in which a new operational principle of op-
tical fibres is possible, namely guidance due to photonic
bandgap (PBG) effect [1–4]. Photonic bandgaps are for-
bidden photon energy intervals, which may be displayed by
periodic dielectric structures (photonic crystals), and cor-
respond to the electronic bandgaps of semiconductor crys-
tals. Such PBGs may exist in periodic silica/air structures.
One of the most promising application areas where pho-
tonic crystals are finding use is in optical fibre technology.
These fibres of a new type are often called photonic crystal
fibres (PCFs). PCFs are single material optical fibres with
periodic array of air holes running along their entire length.
Typical PCF cross section is shown in Fig. 1. PCFs have
properties that can differ substantially from conventional
step-index fibers, such as unusual dispersion characteristics
(the “endlessly single mode” guidance could be achieved
in a fibre with a periodic air-silica cladding), low or high
effective nonlinearities, and many others.
In fibre like the one shown in Fig. 1, light can be guided
using either one of two quite different mechanisms, so
they can be divided into two very different groups [1–4].
The first is fibres having a high-index core (typically solid
silica) surrounded by a two-dimensional photonic-crystal-
Fig. 1. Photonic crystal fibre cross-section; air holes are arranged
in a hexagonal lattice in the cladding region.
cladding structure. These fibres have properties, which
partially resembles those of conventional fibres due to the
fact that the guidance is caused by total internal reflec-
tion (TIR). The higher refractive index of the core com-
pared to the effective index of the photonic crystal cladding
allows for traditional index guiding (effective index guid-
ance). These fibres (TIR-PCFs) do not in fact rely on PBG
effect at all.
Radically different to TIR-PCFs are fibres, where photonic-
crystal-cladding structure is exhibiting PBG effect, and
where this effect is utilised to confine light in core region.
A full 2D photonic band gap can be created when the holes
are arranged in a hexagonal lattice as in Fig. 1 or in honey-
comb configuration, i.e., there exists a frequency range in
which light cannot propagate in the transverse plane. Nu-
merical simulations show that a band gap only forms when
the air holes are quite large, that is when the air hole di-
ameter d is at least 40% of the hole separation Λ. When
a defect is introduced into such a structure (for instance,
the absence of the hole in the centre), a localised state is
created within the bandgap, and so it becomes possible for
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PCF to guide light along the length of the fibre making use
this state. These fibres, PBG-PCFs, show remarkable prop-
erties among which being the ability to confine and guide
light along a core region having refractive index below that
of the cladding structure. It was recently proven that it is
possible to guide light almost entirely within an air-core
using PBG fibres. The transmission losses in such fibres
(in case they have the ideal structure) are in 10–100 times
lower than the one in conventional fibres.
2. Review of modelling methods
The appearance of the new class of optical waveguides rep-
resented by photonic crystal fibres not only have opened up
for new waveguiding properties, but it has also placed new
and stronger demands on fibre modelling.
The effective-index approach should primarily be seen as
a rapid method for gaining a qualitative impression of the
waveguiding properties of TIR-PCFs [5–8]. In this model,
the waveguide consists of a core and cladding region that
have refractive indices nco and ncl . The core is pure sil-
ica, but the definition of the refractive index in microstruc-
tured cladding region is defined in terms of the propaga-
tion constant of the lowest order mode that could propa-
gate in the infinite cladding material. This cladding mode
field, ψ , is determined by solving the scalar-wave equation
within a unit cell centred on one of the holes. By reflection
symmetry the boundary condition at the cell edge (at ra-
dius Λ/2) is dψ/ds = 0, where s is the coordinate normal
to the edge. The propagation constant of the resulting fun-
damental space-filling mode, βFSM , is used to define the
effective index of the cladding as ne f = βFSM/k (where
k is the free-space propagation constant of light with wave-
length λ ). Now having determined the cladding- and core-
index values, the approximate propagation properties of the
PCF may be calculated as for step-index fibre with core in-
dex nco, core radius Λ/2, and cladding index ncl = ne f . The
cladding-index model can be modified by the addition of
a wavelength dependent refractive index for silica through
the Sellmeier formula. The dispersion properties of the
PCFs are calculated by numerical differentiation.
However the effective-index approach ignores the complex
refractive index profiles within PCFs. Hence, this reduced
model is unable to accurately predict modal properties,
which depend critically on the arrangement and size of the
air holes.
To accurately model PCFs with large air holes, it is crucial
to use a full vector model. In full vector technique based on
plane-wave expansion method, the modal fields and refrac-
tive index profile are decomposed into plane wave com-
ponents, and by doing this the wave equation is reduced
to an eigenvalue problem [4, 8, 9]. This equation is then
solved to find the modes and their corresponding propa-
gation constants. As this approach can account for any
kind of complicated cladding structure, it can accurately
model PCF. However it is not efficient, as it does not take
advantage of the localisation of the guided modes, and so
many terms are needed to obtain an accurate description.
Also, this technique involves defining the refractive index
profile over a restricted region and using periodic bound-
ary conditions to extend the structure over all space in the
transverse plane. Hence, an additional periodicity is im-
posed on the system (i.e., a periodic distribution of both
defects and air holes), which therefore somewhat restricts
its applicability to TIR-PCFs, which, unlike PBG-PCFs, do
not need to be periodic.
To overcome these disadvantages some alternative ap-
proaches have been proposed. One of them is based on
modal decomposition using Hermite-Gaussian functions
(localised function method) [10–13]. This technique takes
advantage of mode localisation, and so can be more ef-
ficient than the plane-wave method. However, it cannot
be accurate unless the refractive index is also represented
well. In multipole method modal expansion on cylindrical
functions is used [14–17]. However the localisation func-
tion method and multipole method cannot efficiently de-
scribe an extended hexagonal lattice structure. Biorthogo-
nal modal method is based on the non-self-adjoin character
of the electromagnetic propagation in a fibre [18, 19]. This
technique is somewhat complicated as well as numerical
method based upon the calculation of the multiple scat-
tering between all the air holes that form the cladding of
the PCF [20].
A 3D full-vectorial beam propagation method is success-
fully applied to investigate longitudinally varying structures
or propagation and polarisation effects, which are of prac-
tical interest for advanced optical applications [21, 22].
Another method based on space-domain-division-type tech-
nique, such as finite element method (FEM) with lo-
cally variable mesh is also useful for design and mod-
elling PCFs [23–26]. Contrarily to others computational
methods, the FEM does not need any approximation.
It models the propagation characteristics of the field tak-
ing into account the actual structure of the guide. In order
to obtain a precise description of the field distribution over
PCF cross-section, and especially near the holes, the clas-
sical Maxwell differential equations system must be solved
for a large set of properly chosen elementary subspaces, tak-
ing into account the conditions of continuity of the fields.
The first step consists in splitting the cross section of the
modelled guide into distinct homogeneous subspaces. This
parcelling results in a mesh of simple finite elements (tri-
angles and quadrilaterals in the 2 dimensions case). For
a better description of the fields, the shorter distance of the
subspaces to the centre is, the smaller their dimensions are
chosen. Then, the Maxwell equations system is discretised
for each element, leading to a set of elementary matrices.
The combination of the latter creates a global matrix sys-
tem for the whole studied structure. Finally, the effective
index, the distributions of the amplitudes and of the po-
larisations of the modes are numerically computed, taking
into the conditions of continuity at the boundary of each
subspace. However finite element method is strictly nu-
merical and very time consumable. In calculations by the
pure numerical methods casual solutions can appear besides
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the right ones. Thus, the additional efforts have to be spent
for definition of the correct solution between the number
of solutions obtained.
3. Method of lines
To reduce the numerical efforts another technique, co-
called method of lines, can be applied for calculation
of parameters and field distribution of the guided modes
in PCFs. Method of lines (MoL) introduced first by Rein-
hold Pregla [27] is a special finite difference method, which
make it possible to analyse the wave propagation in mul-
tilayer waveguide structures. This method uses the semi-
analytical approach, which yields accurate results with less
computational effect compared to other techniques. In the
MoL the mode coupling is automatically taken into ac-
count. Non-physical or spurious modes do not appear, and
the method has no problem with relative convergence phe-
nomena [28, 29]. Disadvantage of the MoL is in reduced
flexibility: different geometries require new algorithms.
Following the MoL we divide the cross-section of PCF
into a sequence of regions (layers) homogeneous in angular
direction for any fixed radial coordinate (see Fig. 1).Then
we look out for a solution of system of coupled partial
differential equations in each layer:
























, superscripts t stand
for matrix transposition, H˜r,z,φ = η0Hr,z,φ ,r = k0 r, k0 and η0
are the wave number and wave impedance of free space,
Er,z and Hr,z are the components of electric and magnetic
fields respectively, ε and µ are dielectric and magnetic per-
mittivities, Dz = j ne f , Dr = ∂/∂ r, ne f is the effective re-
fractive index of the fibre mode. These equations can be
easily derived from Maxwell’s equations. The azimuthal











After some mathematical manipulation system (1)–(2) can
























QφE11 = Drε−1r Drεr + µr Dzµ−1r Dz + εµr2,
QφE12 = Drε−1r Dzεr−µr Dzµ−1r Dr ,
QφE21 = Dzε−1r Drεr−µr Drµ−1r Dz ,
QφE22 = Dzε−1r Dzεr + µr Drµ−1r Dr + εµr2 (6)
and
QφH11 = εr Drε−1r Dr +Dzµ−1r Dzµr + εµr2,
QφH12 = εr Drε−1r Dz −Dzµ−1r Drµr ,
QφH21 = εr Dzε−1r Dr −Drµ−1r Dzµr ,
QφH22 = εr Dzε−1r Dz +Drµ−1r Drµr + εµr2. (7)
These partial differential equations have to be discretised
with respect to the radial coordinate using finite differences.
This results in a system of ordinary differential equations,
which can be solved analytically. In this case, all poten-
tials and dielectric permittivities, as well as, the radial co-
ordinate r have to be discretised. To fulfil the interface
conditions the discretisation is done on two different line
systems.
In transform domain the discretised wave equations are
d
d φ 2 F−Γ
2F = 0 , (8)
where F is H or E, H = THH, E = TEE, Γ is the vector
of eigenvalues and derived from eigenvalue problem
T−1H,E QφH,E TH,E = −Γ2. (9)










Coefficients A and B can be obtained from the relation
between magnetic and electric fields.
The analytical solution should be performed in φ -direction.
The electric and magnetic fields components should be
matched at the boundaries of the layers. Thus we can
transform fields components from inner side of the layer VI
(see Fig. 1) to its outer side. By such a way determinant
equation for defining effective refractive index ne f is de-
rived. The computation efforts can be reduced if we take
into account the azimuthal periodicity of the structure and
will use the Floquet’s theorem.
4. Modelling and results
In the following we present preliminary results as the proof
of applicability of MoL for calculation of PCFs structures.
Figure 2 shows the dispersion characteristics of fundamen-
tal mode of PCF (curve 1) with Λ = 2.3 µm, d = 0.6 µm,
refractive index n = 1.46. Curve 2 presents dispersion char-
acteristics of conventional fibre with cladding refractive
index ncl , where ncl = (nSs + Sh)/(Ss + Sh), Ss and Sh are
the cross-section squares of silica and air holes respectively.
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Fig. 2. Dispersion characteristics of fundamental modes of PCF
(curve 1) and conventional fibre (curve 2), calculated by MoL.
Curve 3 presents the dispersion characteristic of the same PCF
obtained by full-vector method in [19].
Fig. 3. Radial distribution of the transverse electric fields of
fundamental mode of PCF in x (curve 1) and y (curve 2) directions.
Curve 3 presents the dispersion characteristic of the same
PCF calculated by full-vector method in [19]. As can be
seen from the figure, the results obtained by MoL are in
very good agreement with those obtained by full-vector
analysis. Moreover, the comparison carried out in [21]
shows the good agreement between the dispersion values
from [19] and the ones obtained by full-vector BMP method
in [21]. Figure 3 shows the radial distribution of transverse
electric field of fundamental mode in x- and y-directions.
5. Conclusions
Photonic crystal fibres have been classified with respect to
basics of guiding mechanism, index guiding or bandgap
guiding. Different modelling methods have been evaluated
when applied to photonic crystal fibres with special em-
phasis to the method of lines. Mathematical background
of the method of lines has been discussed, and the method
has been successfully implemented for calculation of the
parameters of modal fiend distribution and dispersion char-
acteristics in photonic crystal fibres. It has been shown that
results obtained by the method of lines are in a good agree-
ment with the ones obtained by other full-vector numerical
methods.
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Regular paper Sensitivity of microwave
radiometers with square –
law and linear detectors
Bronisław Stec, Andrzej Dobrowolski, and Waldemar Susek
Abstract — Stochastic analysis of modulation microwave ra-
diometers with square – law and linear detectors is presented
in the paper. Assuming ideal detector characteristics it is
shown that in typical applications, i.e., in very low power mea-
surements, a type of detector used is of no influence on total
radiometer sensitivity. Other aspects of use of a particular
detector are also presented.
Keywords — microwave thermograph, radiometer, thermal ra-
diation, sensitivity.
1. Introduction
A modulation radiometer [3], presented in Fig. 1, was
used for analysis. A high frequency (HF) amplifier can
be described by the statistically equivalent pass band BHF















where G(ω) is the double-sided characteristics of RMS
power gain of a HF amplifier.
BHF is a pass band of a hypothetical rectangular filter that
transfers signal with the same statistical error of mean-
square value as a real filter when white noise is present
at its input.
Low frequency (LF) amplifier is characterised by the noise










where H(ω) is the transmittance function of an LF ampli-
fier and output filter system, defined for real frequencies.
BLF is a pass band of a hypothetical rectangular filter that
transfers signal with the same mean-square value as a real
filter, when white noise is present at its input. Therefore,
a band defined like this can be a useful measure of a band-
width applied in narrowband measurements of mean-square
values.
A nonlinear inertialess system was used as a detector. It
was characterised by a double-half square function in the
form of
Udet = βU2in (3)
or by single-half linear function in the form of
Udet =
{
γ Uin for Uin > 0
0 for Uin < 0
. (4)
A thermal noise of the equivalent noise temperature T is
an input signal of the detector. It is assumed that this
noise formed by HF amplifier is narrowband, has normal
distribution and, moreover, the noise entering detector has
no DC component.
Double-sided characteristics of RMS power gain of a HF
amplifier is approximated by the exponential function:








Consequently, a double-sided spectral power density of
a detector input-signal, presented in the normalised form



















Nmax = Gps maxk T . (7)





According to Wiener-Kintchine theorem, the autocorrela-













4α cos ω0τ . (9)
Assuming that input noise is an ergodic process and be-
cause of absence of DC component, we can estimate its
variance as






Taking dependence (8) into account we find relation be-
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Fig. 1. Simplified block diagram of the modulation radiometer.
Fig. 2. Double-sided spectral power density of input noise.





Rin(τ) = σ 2inρin(τ)cos ω0τ . (13)
2. Square – law detector
Considering transmission of stationary normal noise with-
out component through a double-half inertialess system
with square characteristics specified by relation (3) we find
an expression which describes autocorrelation function of
a process at the detector output [2]:
Rdet(τ) = β 2σ 4in +2β 2R2in(τ) . (14)
Using relation (13) we have





If a fast-varying component that does not appear at an LF
amplifier output (playing a role of a post-detector filter)
is neglected, an autocorrelation function of an output pro-
cess can be written as





According to Wiener-Kintchine theorem a noise spectrum














The first component describes power of DC component. Its
















∣2β 2N2maxB2HF . (18)
The second component represents spectrum of a low-
varying component of output noise shown for real frequen-
cies in Fig. 3. In a very narrow pass band of an LF amplifier
as compared to the band BHF (typically BLF/BHF ∼= 10−8)
a varying exponential factor practically equals unity and
a spectral density of output noise can be considered as
constant





≈ β 2σ 4in
√
2piα = Sdet 0 . (19)
Fig. 3. Normalised one-sided noise spectral density at detector
output.
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β 2N2maxBHF . (20)
Power of variable component of a noise at LF amplifier




















Using definition (2) of a noise pass band for a low fre-
quency channel, we get










∣2β 2N2maxBHF BLF . (22)
Including Eqs. (18) and (21), the ratio of constant and vari-





















where as is the proportionality factor depending on particu-
lar system design and bs additionally includes also detector
characteristics and LF channel amplification for DC and
very low frequencies components.
An RMS value of a noise variable component at LF am-




Pdet = bs Nmax
√
BHF BLF . (25)
Introducing a constant
cs = bs Gps max k (26)
we get the following final expressions describing DC com-











Equivalent noise temperature of input signal is a sum of
RMS input temperature of radiometer noise, antenna noise,
and measured temperature changes if antenna is connected
to the system input
T = TR +TA +∆T = Tsys +∆T (28)
or it equals
T = Tsys (29)
if properly selected the reference resistance Rre f is con-
nected to the input.
In a modulation receiver, constant voltage related to system
noise is eliminated in an output differential circuit and as
a consequence, DC output voltage depends only on antenna











∆T BHF . (30)
On the other hand, we can neglect – as a very small – the
component ∆T in expression describing fluctuation com-
ponent and then the RMS value of AC component at the










At the differential output, because of summation of non-
correlated fluctuation components, the RMS value of
AC component is twice as large; as result we have:
U ′out = 2cs Tsys
√
BHF BLF . (32)
Radiometer sensitivity is defined as the minimum input
signal rise (in temperature units) ∆Tmin that ensures that
DC component and AC component RMS value of output





= U ′out . (33)







Qualitatively different problem appears for single-half lin-
ear detector. Since such detector reproduces input noise en-
velope (envelope is described by Rayleigh distribution for
narrowband Gaussian noise), and assuming that detector
characteristics slope equals 45◦(γ = 1), as well as neglect-
ing components close to central frequency of HF amplifier
and its harmonics, we obtain the following expression for






























































Using Eqs. (36) and (37) we express the ratio of DC and

































Gps maxk . (40)
At the differential output:





























It is common in radiometry that the ratio ∆Tmin/Tsys is very
small. Thus, we can perform power series expansion of the
left side of above expression and, without any significant































and, finally, the expression for sensitivity of a radiometer
















shows that independently of bands ratio the output ratio
of DC and AC components in linear detector is 6 dB bet-
ter than for square detector. However, the sensitivities de-
scribed by dependencies (34) and (45), most important in
radiometry are almost the identical.
In real conditions, radiometer sensitivity does not depend
on type of detector used, while it is a function of sys-
tem temperature and a bandwidth ratio of pre- and post-
detection channels, respectively.
Linear detector is characterised by linear dependence of
output power on measured temperature while for square
detector output voltage depends linearly on temperature.
Since voltage measurement is related to lower measurement
error than power measurement and because of good avail-
ability of square detectors such as semiconductor diodes
for very low signals, single-half or double-half square de-
tectors are commonly used in microwave amplifiers with
direct amplification.
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Regular paper Multifrequency microwave
thermograph for biomedical applications
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Abstract — This paper presents problems related to ther-
mal radiation of human bodies in microwave range in aspect
of diagnosis of breast carcinoma. A mathematical model of
thermal radiation transfer through tissues is introduced and
methods of measurement of temperature, depth and size of
a heat source, by means of multifrequency microwave ther-
mography are described. Theoretical considerations are sup-
plemented by presentation of experimental results.
Keywords — microwave thermograph, radiometer, thermal ra-
diation, breast carcinoma.
1. Introduction
The passive microwave thermography is based on measure-
ment of thermal radiation emitted by each body, which has
the temperature higher than the absolute zero [1–8]. The
greatest intensity of radiation is in the infrared, but high
attenuation of tissue in this range limits application of the
infrared thermography to measurements of skin tempera-
ture only. In the microwave frequency range the intensity
of radiation is about ten million times lower but attenuation
of tissue is low, too. Moreover in this range the intensity of
radiation is directly proportional to absolute temperature.
Thermal radiation from a biological body is attenuated by
each layer of tissue. Moreover it is reflected and at the same
time refracted on the interfaces between different layers [9].
The initial analysis indicates that attenuation, characterised
by depth of penetration, is the most important factor.
Analysis of characteristics of radiation and attenuation
makes it possible to conclude, that measurements on several
frequencies will enable us to estimate the depth and size of
the heat source [10–14]. Computer simulation shows that
for anatomical depths of the heat source, the maximum in-
tensity of the received radiation is in the frequency range
between 1 GHz and 5 GHz. Therefore, we use radiometers
working in this range.
In microwave radiometers temperature measurement
is made essentially by measuring the thermal noise
power [15]. Considering the method of thermal noise power
measurement, microwave radiometers can be divided into
two groups: total power (compensatory) radiometers and
modulation radiometers (Dicke radiometers). Modulation
radiometers can be further divided into self-balancing ones
and those with compensation of reflection coefficient.
In Dicke radiometers, the output signal carrying informa-
tion about temperature difference is directly proportional to
the gain of high frequency section. This requires high sta-
bility and periodical calibration with reference noise source.
It is also important that temperature reading depends not
only on temperature of examined tissues but also on imper-
fect matching between antenna and measured object. As
a result, Dicke radiometers have to be recalibrated before
every single measurement, which is very strenuous in clin-
ical applications.
Using self-balancing radiometer with internal, controlled
noise source can eliminate errors resulting from gain
changes. Block diagram of such a device with additional
compensation of reflection coefficient of antenna-tissue in-
terface is presented in [16]. In such radiometer, the input
power is compared with power from internal noise source.
As a result of self-balancing procedure voltage at the output
of low-pass filter goes to zero. Thus the result of measure-
ment is independent from radiometer’s gain.
In previous designs of radiometers constructed in Military
University of Technology in Warsaw internal noise source
was controlled by analogue regulation loop. Error signal
from the output of synchronous detector was transmitted to
regulation elements of internal noise generator, which were
nonlinear PIN diodes. To ensure quasi-linear conversion
characteristics of radiometer, the temperature range had to
be limited.
Limitation mentioned above can be successfully overcome
using computer-controlled digital regulation loop [17] pre-
sented in Fig. 1. Regulation voltage of the internal noise
generator changes until zero output voltage is reached.
Temperature is calculated by software, which takes into
account effects nonlinear characteristics of regulation ele-
ments.
Fig. 1. Block diagram of a radiometer with compensation of
reflection coefficient and digitally controlled internal noise source.
Application of optimal control and conversion algorithm
reduced the sensitivity of temperature measurement to
changes of environmental parameters such as electrical
properties and ambient temperature. A homodyne receiver
117
Bronisław Stec, Andrzej Dobrowolski, and Waldemar Susek
was used in measurement unit described above, which re-
duces noise level and improves temperature resolution. Fur-
ther performance improvement is obtained by fully digital
synchronous detection and low-pass filtering by digital sig-
nal processor.
Monofrequency radiometry enables measurement of aver-
age temperature of a certain area. Therefore, we do not
know whether the heat source is cool and just under the
skin or perhaps it is hot, but deeply located. In both cases
the thermal brightness of the external surface may be equal.
This is illustrated in Fig. 2. We only know that there is an
area of increased temperature under the antenna, which may
indicate the presence of tumour.
Fig. 2. Monofrequency microwave thermography.
Estimation of spatial temperature distribution inside the in-
vestigated object is particularly interesting from the practi-
cal point of view. The solution presented below uses the
power thermography at different frequencies [18, 19]. This
method is based on increase of intensity of thermal ra-
diation and decrease of penetration depth into biological
tissues with frequency.
Spatial temperature distribution can be determined by mea-
surements taken in adjacent points. Therefore in next chap-
ters the uni-dimensional analysis of deep-seated profile
of temperature distribution will be presented as well as
algorithm of inverse transformation converting the re-
sults of multiband measurements of temperature brightness
on the external surface into deep-seated temperature distri-
bution.
2. Temperature brightness of the
external surface
As presented in [20, 21] three-layer model of tissue, in-
crease of physical temperature of the internal heat source
T results in increase of the temperature brightness T ′ of the
external surface of tissue in accordance with the following
formula
T ′ = T e
−
dg
δg tg f e
−
d f




where: dg, d f , ds – distances in gland, fat and skin layers;
δg, δ f , δs – power penetration depths in each layer; tg f , t f s –
coefficients of power transmission at layer interfaces.
Moreover, increase of the temperature brightness Tf mea-
sured by a radiometer working at frequency f depends on
reflection coefficient of the antenna – skin interface Γ f and
can be described as follows








KT = T ′K f , (2)
where: KT – a factor defined as displayed temperature
increase/real temperature increase ratio; K f – a resultant
coefficient included – moreover – actual antenna – tissue
matching.
In medicine, particularly in oncology, there is no point
source of heat but unknown temperature distribution T (z).
The authors aim at finding T (z) distribution on the basis of
discrete measurements of Tf i values. This typical problem
has no unique solution. Analysis of this problem shows
that in order to obtain estimate solution it is necessary to
take some simplifying assumptions regarding the source of
thermal radiation and type of estimated temperature distri-
bution.
From the structure of tissue and properties of an initial
stage of a tumour [22, 23], one can conclude that cancer
has a spherical shape and the distribution of temperature
originating from it exponentially decreases to zero in the
layer of gland. Therefore, the Gauss curve has been as-
sumed as the fitting function for deep-seated temperature
distribution:





This is illustrated in Fig. 3. In this situation, increase of
physical temperature of the internal heat source causes in-
crease of temperature brightness of the external surface Tf ,
and is expressed by the following equation:
Tf = Tg tg f e
−
d f
δ f t f s e
−
ds
δs K f . (4)
Fig. 3. Distribution of temperature inside biological tissue.
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In this equation Tg is the effective temperature on the
gland – fat interface and it is defined by integral of tem-
perature distribution T (z) in a range from zero to infinity,
with regard to transfer coefficient:




From Eqs. (3) and (5) we obtain:











Integrating in relation to z from zero to infinity is equiv-
alent to integrating in relation to ξ from zero to one, and
consequently the temperature brightness on the gland – fat




T (ξ )dξ . (7)
Unfortunately there is no expression, which describes an-
tiderivative of a function shown above, but it is possible to


















As according to the initial assumptions, the follow-
















4δ 2g . (10)









4δ 2g tg f e
−
d f
δ f t f s e
−
ds
δs K f . (11)
This formula defines relationship between increase of the
physical temperature of the internal heat source and in-
crease of temperature brightness on the external surface
measured by a radiometer operating at frequency f .
3. The inverse transformation
3.1. The homogeneous layer of tissue
In case of a single muscle layer, formula (11), which de-
scribes temperature brightness of the external surface, mea-
sured at frequency fi as a function of deep-seated temper-








4δ 2mi K f i. (12)
As a result of a calibration process we obtained coefficients
K f i (i = 1,2,3) for three radiometers working at different
frequencies. Using these coefficients and proper power pen-
etration depths δmi we can estimate the real temperature
distribution by means of multifrequency measurement.
By solving the set consisting of Eq. (12) for three frequen-



























4δ 2m3 K f 3 ,
(13)
we obtain expressions describing the real temperature dis-












































Tf 1 K f 2 δm1
Tf 2 K f 1 δm2
)
, β = ln
(
Tf 2 K f 3 δm2
Tf 3 K f 2 δm3
)
.
The equations presented above were used for experimen-
tal verification of described method used to estimate the
temperature, depth and size of an internal heat source, by
means of multifrequency microwave thermograph.
3.2. The tissue consist of gland, fat and skin layers
When the measured tissue consists of separate layers of
gland, fat and skin it is necessary to perform four-band
measurement. In this case, formula (11), which describes
temperature brightness on the external surface, measured
at frequency fi as a function of deep-seated temperature








4δ 2gi tg f i e
−
d f
δ f i t f si e
−
ds
δsi K f i . (15)
The layer of skin in tested place, taking into account its
thickness, can be treated as a thin layer. Consequently,








4δ 2gi tg f i e
−
d f
δ f i K f i . (16)
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Based on the Fresnel’s formulas and using dielectric data
of tissues from [24], coefficient of power transmission on
the gland and fat interface tg f i is about 0.96 across analysed
spectral range and for an angle of incidence within ±25◦.











δ f i 0.96K f i . (17)
Conducting four-band measurement using four radiometers
















































δ f 4 0.96K f 4
. (18)
Numerical solution of that set of equations makes it possi-
ble to determine all parameters of temperature distribution
in the examined tissue (TS, σ , dg, d f ). Complete depth of
the heat source is expressed by the following equation:
d = dg +d f +ds ≈ dg +d f . (19)
Because it is relatively easy to estimate the thickness of a fat
layer, it is possible to determine temperature distribution us-
ing three-band measurement introducing into relation (16)
a resultant factor defined by equation:
Kri = tg f i e
−
d f
δ f i K f i . (20)








4δ 2gi Kri . (21)
As a result of three-band measurement and using for-





























By solving above equations, formulas describing real tem-













































Tf 1 Kr2 δg1
Tf 2 Kr1 δg2
)
, β = ln
(
Tf 2 Kr3 δg2
Tf 3 Kr2 δg3
)
.
Complete depth of the heat source is increased by width
of fat and skin layers and can be calculated using for-
mula (19).
Numerical analysis of formulae shown in this chapter
leads to a conclusion that results of estimation of un-
known temperature distribution strongly depend on accu-
racy of Tf i temperature measurements. This is a result of
rapidly changing exponential functions appearing in final
formulae. Therefore it seams reasonable to conduct extra
measurements on other frequencies to precise the results.
It requires the choice of an optimal algorithm of solving
redundant set of nonlinear equations.
4. Experimental results
The setup we used for verification of this method, is pre-
sented in Fig. 4. A chunk of beef was used as tissue. We
used a poly-propylene tube of diameter 5 mm, containing
1.5% saline solution as the heat source.
Fig. 4. Scheme of the measurement.
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Temperature of solution was regulated by the thermostat.
To inspect the physical temperature distribution inside the
tissue we used mini hypodermic probes with platinum RT D
element. In the range of temperatures from 30◦C to 45◦C,
conductivity of the solution is about 2 S/m, and relative
permittivity falls into a range from 70 to 75. Such param-
eters assure very good coefficient of power transmission
across the solution – tissue interface, equal to 0.99 for all
measurement frequencies. Side of tube can be omitted in
analysis because its thickness is only 0.1 mm.
To test the non-invasive thermometry based on the prin-
ciples described in this paper, we used the experimen-
tal three-band radiometer system, which measured tem-
perature brightness at f1 = 1.5 GHz, f2 = 2.9 GHz and
f3 = 4.4 GHz. Main parameters of the radiometric mea-
surement system are given in Table 1. Measurements were
made automatically and the results were displayed and
stored using a PC.
Table 1
Main parameters of the radiometric system
Parameters fi [GHz]
1.5 2.9 4.4
RF bandwidth, BHF [MHz] 180 390 485
Noise temperature, TR [K] 215 425 558
Equivalent integrating
time [15], τ =
1
2BLF
[s] 6 6 6
Integration time, t [s] 10 10 10
Resolution∗, ∆T = 2
TA +TR√
BHFτ
[K] 0.032 0.030 0.032
∗ Brightness temperature resolution (sensitivity) calculated
according to [15, 25] for TA = 310 K.
Radiometer working at the highest frequency determines
the overall capability of the measurement system to esti-
mate depth and size of a heat source. It is because high fre-
quency microwaves cannot deeply penetrate tissues. Then
again, radiometer working at the lowest frequency deter-
mines probability of detection of a heat source in antenna’s
field of view.
As a result of a calibration process we obtain coefficients:
K f 1 = 1.05, K f 2 = 1.2 and K f 3 = 0.8 and power pene-
tration depths for the investigated tissue: δm1 = 6.6 mm,
δm2 = 3.8 mm, δm3 = 3.0 mm.
Experiment involved wide distribution of temperature. Dis-
tribution should be sufficiently wide in relation to dimen-
sions of tube, so that its influence on results was pre-
vailing.
Figure 5 shows typical results obtained for temperature
distribution with the following parameters: TS = 20◦C,
dm = 20 mm and σ = 6.2 mm. The result of radiometric
measurements, calculated on the basis of Eqs. (14) and (3),
is shown as a solid curve and the results of direct measure-
ments by the RT D probes are shown as points.
As the brightness temperatures Tf i fluctuate randomly due
to the nature of thermal radiation, the deep-seated profile
of temperature distribution estimated from them also fluc-
tuates randomly. We computed numerically the error in es-
timating this profile by means of a Monte Carlo technique.
We used a 95.5% confidence level to define the accuracy
of tissue temperature measurement. It was illustrated by
dashed lines in Fig. 5.
Fig. 5. Results of measurements.
From this chart, we can conclude that the correctness of the
presented analysis for single homogenous muscle layer has
been confirmed by experiment. Results obtained indicate
a possibility of non-invasive detection and measurement of
spatial temperature distribution inside a human body by
means of multifrequency microwave thermograph.
5. Conclusion
The objective of this article was to present a measurement
method suitable to estimate deep-seated temperature dis-
tribution by means of a multifrequency microwave ther-
mograph. Theoretical analysis justified initial assumptions,
on which the method of estimating temperature distribu-
tion inside biological tissues was based. Experimental re-
sults confirmed that for single homogenous muscle layer it
is possible to estimate the deep-seated profile of tempera-
ture distribution after a three-band measurement. For three
layers (gland, fat and skin) a multi-band measurement is
necessary with four radiometers working at different fre-
quencies. Additional conditions make this measurement
possible with only three radiometers.
Considering measurement error, a kind of redundancy in
data acquisition is advisable. This makes the whole system
less sensitive to random fluctuations of brightness tempera-
tures Tf i. Research suggests adding a 5th frequency around
1 GHz (to obtain the deepest penetration) in the radiometer
system.
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